




FRONTGRADE

ADV DATASHEET

UT8MRQ128M

128Mb Dual-Quad SPI MRAM

7/14/2025

Version#: 0.0.2

Features

- Interface
 - Dual Quad SPI – support 8-bit wide transfer
 - Dual QPI (4-4-4) – up to 100MHz SDR
 - Dual QPI (4-4-4) – up to 50MHz DDR
- Technology
 - 22nm pMTJ STT-MRAM
 - Data Endurance: 10^{16} write cycles
 - Data Retention: 20 years @ 85°C
- Density
 - 128Mb
- Operating Voltage Range
 - VCC: 2.45V – 3.60V
 - VCCIO: 1.8V, 2.5V, 3.3V
- Packages
 - 56-ball FBGA (10mm x 10mm)
- Data Protection
 - Hardware Based
 - Dedicated Hardware Signals (HBP0, HBP1, HBP2) in conjunction with Top/Bottom Select Signal (HTBSEL)
- Software Based
 - Address Range Selectable through Configuration bits (Top/Bottom, Block Protect [2:0])
- Available in Frontgrade's Manufacturing Flow based on PEMS-INST-001 Class 1
- MSL 3

Operational Environment

- Temperature Range: -40°C to +125°C*
- Total Dose: 100 krad (Si)
- SEL Immune: ≤ 60 to 80 MeV-cm²/mg at 2.7V & 105°C
- SEU Immune: ≤ 80 MeV-cm²/mg

Applications

- Reconfigurable computing image storage for mid-sized FPGAs and microprocessors/microcontrollers
- Ideal for applications needing low power, infinite endurance requiring the ability to store and retrieve data without incurring large latencies.

*All references to temperature herein are case temperature unless otherwise stated

Table of Contents

Features	2
Operational Environment	2
Applications	2
Table of Contents	3
General Description	6
Signal Description, Assignments and Pinouts	8
Package Options	11
Architecture	12
Device Initialization	16
Memory Map	18
Register Addresses	18
Hardware Block Protection	18
Register Map	20
Software Block Protection	21
Flag Status Register (Read Only)	23
Device Identification Register (Read Only)	23
Configuration Register 1 (Read/Write)	24
Configuration Register 2 (Read/Write)	25
Interrupt Configuration Register (Read/Write)	27
Error Correction Code (ECC) Test – Data Input Register	27
Error Correction Code (ECC) Test – Error Injection	28
Error Correction Code (ECC) Test – Data Output Register	28
Error Correction Code (ECC) – Error Count Register	28
Instruction Description and Structures	32
Absolute Maximum Ratings	42
Electrical Specifications	42
CS# Operation & Timing	45
Command, Address, XIP and Data Input Operation & Timing	46
Data Output Operation & Timing	46
Thermal Resistance	48
Package Drawings	49
Ordering Information	50
Revision History	51

Figure 1: Simple Block Diagram	7
Figure 2: Dual-CS# System Block Diagram.....	8
Figure 3: 56-ball FBGA	11
Figure 4: Functional Block Diagram – Dual QSPI Device 1.....	14
Figure 5: Functional Block Diagram – Dual QSPI Device 2.....	14
Figure 6: Power-Up Behavior	16
Figure 7: Power-Down Behavior.....	17
Figure 8: Description of (1-0-0) Instruction Type	33
Figure 9: Description of (1-0-1) Instruction Type	33
Figure 10: Description of (1-1-1) Instruction Type (Without XIP)	34
Figure 11: Description of (1-1-1) Instruction Type (With XIP)	34
Figure 12: Description of (1-1-1) Instruction Type (Without XIP)	35
Figure 13: Description of (1-1-4) Instruction Type (Without XIP)	36
Figure 14: Description of (1-4-4) Instruction Type (With XIP)	37
Figure 15: Description of (4-4-4) Instruction Type (Without XIP)	38
Figure 16: Description of (4-4-4) Instruction Type with XIP	39
Figure 17: Description of (1-1-1) DDR Instruction Type (With XIP)	40
Figure 18: Description of (1-4-4) DDR Instruction Type (With XIP)	41
Figure 19: CS# Operation & Timing	45
Figure 20: Command, Address and Data Input Operation & Timing.....	46
Figure 21: Data Output Operation & Timing	46
Figure 22: Data Output Operation & Timing	47
Figure 23: 56-ball FBGA	49

Table 1: Technology Comparison	6
Table 2: Signal Description for 56-Ball FPGA Package	9
Table 3: Interface Modes of Operations – Device 1	12
Table 4: Interface Modes of Operations – Device 2	12
Table 5: Clock Edge Used for instructions	13
Table 6: Modes of Operation – Device 1	15
Table 7: Modes of Operation – Device 2	15
Table 8: Power Up/Down Timing and Voltages.....	17
Table 9: Memory Map	18
Table 10: Register Addresses.....	18
Table 11: Hardware Top Block Protection Address Range Selection (HTBSEL Signal = L).....	19
Table 12: Hardware Bottom Block Protection Address Range Selection (HTBSEL Signal = H)	19
Table 13: Status Register – Read and Write	20
Table 14: Software Top Block Protection Address Range Selection (TBPSEL=0).....	21
Table 15: Software Bottom Block Protection Address Range Selection (TBPSEL=1)	21
Table 16: Software Write Protection Modes.....	22
Table 17: Flag Status Register – Read Only	23
Table 18: Device ID Register – Read Only.....	23
Table 19: Configuration Register 1 (CR1) – Read and Write	24
Table 20: Configuration Register 2 (CR2) – Read and Write	25
Table 21: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (with XIP).....	25
Table 22: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (without XIP)	26
Table 23: Read Any Register Command Latency Cycles vs. Maximum Clock Frequency.....	26
Table 24: Interrupt Configuration Register – Read and Write	27
Table 25: ECC Test Data Input Register – Read and Write	27
Table 26: ECC Test Error Injection Register – Read and Write	28
Table 27: ECC Test Data Output Register – Read Only	28
Table 28: ECC Count Register – Read Only	28
Table 29: Instruction Set.....	29
Table 30: Absolute Maximum Ratings.....	42
Table 31: Recommended Operating Conditions	42
Table 32: Pin Capacitance.....	42
Table 33: Endurance & Retention	43
Table 34: Operational Environment	43
Table 35: Magnetic Immunity Characteristics.....	43
Table 36: DC Characteristics	44
Table 37: AC Test Conditions.....	45
Table 38: CS# Operation.....	45
Table 39: Command, Address, XIP, and Data Input Operation & Timing.....	46
Table 40: Data Output Operation & Timing	47
Table 41: WP# Operation & Timing.....	47
Table 42: Thermal Resistance Specifications.....	48

General Description

UT8MRQ128M is a Spin-transfer torque Magneto-resistive random-access memory (STT-MRAM). It is offered at a density of 128Mb. MRAM technology is analogous to Flash technology with SRAM compatible read/write timings (Persistent SRAM, P-SRAM). Data is always non-volatile.

Table 1: Technology Comparison

	SRAM	Flash	EEPROM	MRAM
Non-Volatility	–	✓	✓	✓
Write Performance	✓	–	–	✓
Read Performance	✓	–	–	✓
Endurance	✓	–	–	✓
Power	–	–	–	✓

MRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. MRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, infinite endurance and scalable non-volatile memory technology.

UT8MRQ128M has a Dual Quad Serial Peripheral Interface (QSPI). SPI is a synchronous interface which uses separate lines for data and clock to help keep the host and slave in perfect synchronization. The clock tells the receiver exactly when to sample the bits on the data line. This can be either the rising (low to high) or falling (high to low) or both edges of the clock signal; please consult the instruction sequences in this datasheet for more details. When the receiver detects that correct edge, it can latch in the data.

UT8MRQ128M is available in a 56-ball FBGA package. The ball assignment is compatible with our 96 and 224-Ball FBGA package and allows an upgrade path to higher densities. Board designers are encouraged to allow a keep out zone if they wish to allow an upgrade to our higher density family of Dual QSPI devices.

UT8MRQRHxG is offered with Space Grade (–40°C to 125°C) operating temperature range: this is measured as the junction temperature.




Figure 1: Simple Block Diagram

Signal Description, Assignments and Pinouts




Figure 2: Dual-CS# System Block Diagram

Table 2: Signal Description for 56-Ball FPGA Package

Signal	Ball Assignment	Type	Description
CS1#	E2	Input	Chip Select 1: When CS# is driven High, the device will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS1# Low enables device 1, placing it in the active mode. After power-up, a falling edge on CS1# is required prior to the start of any instructions.
CS2#	C3	Input	Chip Select 2: When CS2# is driven High, the Quad SPI device 2 will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS2# Low enables device 2, placing it in the active mode. After powerup, a falling edge on CS2# is required prior to the start of any instructions.
SI1 / IO[0]	F3	Input/ Bidirectional	Serial Data Input 1 (SPI): The unidirectional I/O transfers data into device 1 on the rising edge of the clock in Single SPI mode. Bidirectional Data 0 (QPI): The bidirectional I/O transfers data into and out of device 1 in Quad mode.
SI2 / IO[4]	F5	Input/ Bidirectional	Serial Data Input 2 (SPI): The unidirectional I/O transfers data into device 2 on the rising edge of the clock in Single SPI mode. Bidirectional Data 4 (QPI): The bidirectional I/O transfers data into and out of device 2 in Quad mode.
SO1 / IO[1]	F2	Output/ Bidirectional	Serial Data Output 1 (SPI): The unidirectional I/O transfers data into device 1 on the rising edge of the clock in Single SPI mode. Bidirectional Data 1 (QPI): The bidirectional I/O transfers data into and out of device 1 in Quad mode.
SO2 / IO[5]	G3	Output/ Bidirectional	Serial Data Output 2 (SPI): The unidirectional I/O transfers data into device 2 on the rising edge of the clock in Single SPI mode. Bidirectional Data 5 (QPI): The bidirectional I/O transfers data into and out of device 2 in Quad mode.
WP1# / IO[2]	E4	Input/ Bidirectional	Write Protect 1 (SPI): Write protects the status register in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. <u>This signal does not have internal pullups, it cannot be left floating and must be driven.</u> WP# is valid only in Single SPI mode. This pin can be tied to Vcc if not used. Bidirectional Data 2 (QPI): The bidirectional I/O transfers data into and out of device 1 in Quad mode.
WP2# / IO[6]	G2	Input/ Bidirectional	Write Protect 2 (SPI): Write protects the status register in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. <u>This signal does not have internal pullups, it cannot be left floating and must be driven.</u> WP# is valid only in Single SPI mode. This pin can be tied to Vcc if not used. Bidirectional Data 6 (QPI): The bidirectional I/O transfers data into and out of device 2 in Quad mode.
IO[3]	F4	Bidirectional	Bidirectional Data 3 (QPI): The bidirectional I/O transfers data into and out of device 1 in Quad mode.

Signal	Ball Assignment	Type	Description
IO[7]	G1	Bidirectional	Bidirectional Data 7 (QPI): The bidirectional I/O transfers data into and out of device 2 in Quad mode.
CLK1	D2	Input	Clock 1: Provides the timing for device 1 serial interface. Depending on the mode selected, either single (rising or falling) edge or both edges of the clock are utilized for information transfer. In Single Data Rate mode (SDR) command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock. In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. Address and Data inputs are latched on both edges of the clock. Similarly, Data is output on both edges of the clock. The following two SPI clock modes are supported. - SPI Mode 0 (CPOL = 0, CPHA = 0) – SDR and DDR - SPI Mode 3 (CPOL = 1, CPHA = 1) – SDR only
CLK2	D1	Input	Clock 2: Provides the timing for device 2 serial interface. Depending on the mode selected, either single (rising or falling) edge or both edges of the clock are utilized for information transfer. In Single Data Rate mode (SDR) command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock. In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. Address and Data inputs are latched on both edges of the clock. Similarly, Data is output on both edges of the clock. The following two SPI clock modes are supported. - SPI Mode 0 (CPOL = 0, CPHA = 0) – SDR and DDR - SPI Mode 3 (CPOL = 1, CPHA = 1) – SDR only
INT1#	C5	Output	Interrupt 1: Output generated by device 1 when an unrecoverable ECC error is detected during read operation (output goes low on error).
INT2#	D3	Output	Interrupt 2: Output generated by device 2 when an unrecoverable ECC error is detected during read operation (output goes low on error).
RESET#	C4	Input	RESET: When this signal is driven high, device is in the normal operating mode. When this signal is driven low, the device is in reset mode and the output is High-Z. This signal resets both devices.
HBP[0:2]	A5, A6, B7	Input	HPB0, HBP1, HBP2: these Hardware Block Protect signals, when driven High or Low, define the size of the memory array to be hardware protected against all Write memory array instructions: These balls have a Pull down to Vss. If left disconnected they will be seen by device as “Low”.
HTBSEL	C7	Input	HTBSEL: This signal when driven High or Low, is used in conjunction with the Hardware Block Protect Pins (HBP0, HBP1, and HBP2) determines if the write-protected memory area defined by the state of the HBP pins, starts from the top or the bottom of the memory array: This ball have a Pull down to Vss. If left disconnected it will be seen by device as “Low”.
Vcc	A2, A4, D4, D6, D7, F7	Supply	Core power supply

Signal	Ball Assignment	Type	Description
VCCIO	A7, B2, B4, C6, F1, F6, G4	Supply	I/O power supply.
VSS	A1, A3, A8, B3, E5, E6, E7, G7	Supply	Core ground supply.
VSSIO	B1, B5, B6, E1, G5, G6	Supply	I/O ground supply.
DNU	B8, C1, C2, C8, D5, D8, E3, E8, F8, G8	-	Do Not Use: DNU's must be left unconnected, floating.

Package Options

56-ball FBGA (Balls Down, Top View)




Figure 3: 56-ball FBGA

Architecture

UT8MRQ128M is a high performance serial STT-MRAM device. It features a SPI-compatible bus interface running in SDR or DDR nodes, eExecute-In-Place (XIP) functionality, and hardware/software-based data protection mechanisms.

When CS# is Low, the device is selected and in active power mode. When CS# is High, the device is deselected but can remain in active power mode until ongoing internal operations are completed. Then the device goes into standby power mode and device current consumption drops to ISB.

UT8MRQ128M contains an 8-bit instruction register. All functionality is controlled through the values loaded into this instruction register. In Single SPI mode, the device is accessed via the SI / IO[0] pin. In Dual and Quad SPI modes, IO[7:0] is used to access the device respectively. Tables 3 and 4 summarize all the different interface modes supported and their respective I/O usage. Table 5 shows the clock edge used for each instruction component.

Nomenclature adoption: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI / IO[0] or SO / IO[1]). On the other hand, 4-4-4 represents all command address and data are being sent on four I/Os (IO[3:0]).

Table 3: Interface Modes of Operations – Device 1

Instruction Component	Single SPI (1-1-1)	Quad Output SPI (1-1-4)	Quad I/O SPI (1-4-4)	QPI (4-4-4)
Command	SI / IO[0]	SI / IO[0]	SI / IO[0]	IO[3:0]
Address	SI / IO[0]	IO[0]	IO[3:0]	IO[3:0]
Data Input	SI / IO[0]	IO[3:0]	IO[3:0]	IO[3:0]
Data Output	SO / IO[1]	IO[3:0]	IO[3:0]	IO[3:0]

Table 4: Interface Modes of Operations – Device 2

Instruction Component	Single SPI (1-1-1)	Quad Output SPI (1-1-4)	Quad I/O SPI (1-4-4)	QPI (4-4-4)
Command	SI / IO[4]	SI / IO[4]	SI / IO[4]	IO[7:4]
Address	SI / IO[4]	IO[4]	IO[7:4]	IO[7:4]
Data Input	SI / IO[4]	IO[7:4]	IO[7:4]	IO[7:4]
Data Output	SO / IO[5]	IO[7:4]	IO[7:4]	IO[7:4]

Table 5: Clock Edge Used for instructions

Instruction Type	Command	Address	Data Input	Data Output
(1-1-1) SDR	 R	 R	 R	 F ¹
(1-1-1) DDR	 R	 R  F	 R  F	 F  R ¹
(1-4-4) SDR	 R	 R	 R	 F ¹
(1-4-4) DDR	 R	 R  F	 R  F	 F  R ¹
(1-4-4) SDR	 R	 R	 R	 F ¹
(4-4-4) DDR	 R	 R  F	 R  F	 F  R ¹

Notes:

R: Rising Clock Edge

F: Falling Clock Edge

1. Data output from UT8MRQ128M always begins on the falling edge of the clock

UT8MRQ128M supports eXecute-In-Place (XIP) which allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. Thus, XIP mode saves command overhead and reduces random read & write access time. A special XIP byte must be entered after the address bits to enable/disable (Axx/Fxx) XIP.

UT8MRQ128M offers both hardware and software-based data protection schemes. Hardware protection is through WP# pin. Software protection is controlled by configuration bits in the Status register. Both schemes inhibit writing to the registers and memory array.

UT8MRQ128M supports Deep Power Down. Data is not lost while the device is in this low power state. Moreover, the device maintains all its configurations.




Figure 4: Functional Block Diagram – Dual QSPI Device 1




Figure 5: Functional Block Diagram – Dual QSPI Device 2

Table 6: Modes of Operation – Device 1

Mode	Current	CS1#	CLK1	SI1 / IO[3:0]	SO1 / IO[3:0]
Standby	ISB	H	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Active - Read	IREAD	L	Toggle	Command, Address	Data Output
Active - Write	IWRITE	L	Toggle	Command, Address, Data Input	Hi-Z

Table 7: Modes of Operation – Device 2

Mode	Current	CS2#	CLK2	SI2 / IO[7:4]	SO2 / IO[7:4]
Standby	ISB	H	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Active - Read	IREAD	L	Toggle	Command, Address	Data Output
Active - Write	IWRITE	L	Toggle	Command, Address, Data Input	Hi-Z

Notes:

H: High (Logic '1')
L: Low (Logic '0')
Hi-Z: High Impedance

Device Initialization

When powering up, the following procedure is required to initialize the device correctly:

- VCC and VCCIO can ramp up together (RVR), if not possible then VCC first followed by VCCIO. The maximum difference between the two voltages should not exceed 0.7V before reaching the final value of VCCIO.
- The device must not be selected at power-up (a 10KΩ pull-up Resistor to VCCIO on CS# is recommended). Then a further delay of t_{PU} (Figure 6) until VCC reaches VCC(minimum).
- During Power-up, recovering from power loss or brownout, a delay of t_{PU} is required before normal operation commences (Figure 6).




Figure 6: Power-Up Behavior

When powering down, the following procedure is required to turn off the device correctly:

- VCC and VCCIO can ramp down together (RVF), if not possible then VCC first followed by VCCIO. The maximum difference between the two voltages should not exceed 0.7V after VCC reaches VCC_CUTOFF.
- The device must not be selected at power-down (a 10KΩ pull-up Resistor to VCCIO on CS# is recommended).
- It is recommended that no instructions are sent to the device when VCC is below VCC (minimum).
- During power loss or brownout, when VCC goes below VCC-CUTOFF. The voltage must be dropped below VCC(Reset) for a period of t_{PD}. The power-up timing needs to be observed after VCC goes above VCC (minimum).




Figure 7: Power-Down Behavior

Table 8: Power Up/Down Timing and Voltages

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
VCC Range		All operating voltages and temperatures	2.5	-	3.6	V
VCC Ramp Up Time	RVR		30	-	-	μs/V
VCC Ramp Down Time	RVF		20	-	-	μs/V
VCC Power Up to First Instruction	tPU		250	-	-	μs
VCC (low) time	tPD		1			ms
VCC Cutoff – Must Initialize Device	VCC_CUTOFF		1.6	-	-	V
VCC (Reset)	VCC_RST		0		0.3	V

The following procedure is required to power down the device correctly:

- It is recommended to power down all supplies together. If not possible then the following sequence must be followed 1-VCC, 2-VCCIO.
- Timing for Ramp down rate should follow ramp down time (RVF).
- CS# cannot be active during power-down (a 10KΩ pull-up Resistor to VCCIO is recommended).
- It is recommended that no instructions are sent to the device when VCC is below VCC (minimum).
- During power loss or brownout, if VCC goes below VCC-CUTOFF. All supply voltages VCC and VCCIO must be dropped below their respective (RESET) values VCC_RST for a period of tPD. Figure 7 timing needs to be observed for the subsequence power-up.

Memory Map

Table 9: Memory Map

Device Density	Address Range	24-bit Address [23:0]
128Mb	0000000h – 0FFFFFFh	[23:0] - Addressable

Register Addresses

Table 10: Register Addresses

Register Name	Address
Status Register	0x000000h
Configuration Register 1	0x000002h
Configuration Register 2	0x000003h
Interrupt Configuration Register	0x000004h
ECC Test – Data Input Register	0x000005h
ECC Test – Error Injection Register	0x000006h
ECC Test – Data Output Register	0x000007h
ECC Test – Error Count Register	0x000008h
Flag Status Register	0x00000Ah
Device Identification Register	0x000030h

Notes: 1: The Status and Configuration registers need to be re-initialized after a solder reflow process.

Hardware Block Protection

The Hardware Block Protect signals (HBPO, HBP1, and HBP2), when driven High or Low, define the size of the memory array to be hardware protected against all Write memory array instructions. When one or more HBP signals are driven High, the relevant memory area, as defined in Table 11 and Table 12 below, becomes protected against all Write memory array instructions. When all three signals, HBPO, HBP1, and HBP2 are driven Low, the memory array is in normal operation without being write-protected.

The Hardware Top/Bottom Select signal (HTBSEL), when driven High or Low, is used in conjunction with the Hardware Block Protect signals (HBPO, HBP1, and HBP2) to determine if the write-protected memory area defined by the state of the HBP signals, starts from the top or the bottom of the memory array:

- When the HTBSEL signal is driven Low, the memory area, protected by the HBP signals, starts from the top of the memory array.
- When the HTBSEL signal is driven High, the memory area, protected by the HBP signals, starts from the bottom of the memory array.

These pins have an internal pull down to Vss. If the pins are left unconnected, the device will have no hardware protection, and all regions of the device can be written to (unless the Software Block Protection is activated through the Status Register).

Table 11: Hardware Top Block Protection Address Range Selection (HTBSEL Signal = L)

HBP [2]	HBP [1]	HBP [0]	Protected Portion	128Mb
L	L	L	None	None
L	L	H	Upper 1/64	FC0000h – FFFFFFFh
L	H	L	Upper 1/32	F80000h – FFFFFFFh
L	H	H	Upper 1/16	F00000h – FFFFFFFh
H	L	L	Upper 1/8	E00000h – FFFFFFFh
H	L	H	Upper 1/4	C00000h – FFFFFFFh
H	H	L	Upper 1/2	800000h – FFFFFFFh
H	H	H	All	000000h – FFFFFFFh

Notes:

High (H): Logic '1'

Low (L): Logic '0'

Table 12: Hardware Bottom Block Protection Address Range Selection (HTBSEL Signal = H)

HBP [2]	HBP [1]	HBP [0]	Protected Portion	128Mb
L	L	L	None	None
L	L	H	Lower 1/64	000000h – 03FFFFh
L	H	L	Lower 1/32	000000h – 07FFFFh
L	H	H	Lower 1/16	000000h – 0FFFFFh
H	L	L	Lower 1/8	000000h – 1FFFFFh
H	L	H	Lower 1/4	000000h – 3FFFFFh
H	H	L	Lower 1/2	000000h – 7FFFFFh
H	H	H	All	000000h – FFFFFFFh

Notes:

High (H): Logic '1'

Low (L): Logic '0'

Register Map

Status Register / Device Protection Register (Read/Write)

Status register is a legacy SPI register and contains options for enabling/disabling data protection.

Table 13: Status Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Selection Options
SR[7]	WP#EN	Hardware Based WP# Protection Enable/Disable	R/W	0	1: Protection Enabled – write protects when WP# is Low 0: Protection Disabled – Doesn't write protect when WP# is Low
SR[6]	RSVD	Reserved	R/W	0	Reserved
SR[5]	TBPSEL	Software Top/Bottom Memory Array Protection Selection	R/W	0	1: Bottom Protection Enabled (Lower Address Range) 0: Top Protection Enabled (Higher Address Range)
SR[4]	BPSEL[2]	Block Protect Selection Bit 2	R/W	0	Block Protection Bits (Table 14, Table 15)
SR[3]	BPSEL[1]	Block Protect Selection Bit 1	R/W	0	
SR[2]	BPSEL[0]	Block Protect Selection Bit 0	R/W	0	
SR[1]	WREN	Write Operation Protection Enable/Disable	R	0	1: Write Operation Protection Disabled 0: Write Operation Protection Enabled
SR[0]	RSVD	Reserved	R/W	0	Reserved for future use

Software Block Protection

These 3 bits are OR'ed with the Hardware Protection Bits and can be used to dynamically protect regions of memory.

Table 14: Software Top Block Protection Address Range Selection (TBPSEL=0)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	128Mb
L	L	L	None	None
L	L	H	Upper 1/64	FC0000h – FFFFFFFh
L	H	L	Upper 1/32	F80000h – FFFFFFFh
L	H	H	Upper 1/16	F00000h – FFFFFFFh
H	L	L	Upper 1/8	E00000h – FFFFFFFh
H	L	H	Upper 1/4	C00000h – FFFFFFFh
H	H	L	Upper 1/2	800000h – FFFFFFFh
H	H	H	All	000000h – FFFFFFFh

Table 15: Software Bottom Block Protection Address Range Selection (TBPSEL=1)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	128Mb
L	L	L	None	None
L	L	H	Lower 1/64	000000h – 03FFFFh
L	H	L	Lower 1/32	000000h – 07FFFFh
L	H	H	Lower 1/16	000000h – 0FFFFFFh
H	L	L	Lower 1/8	000000h – 1FFFFFFh
H	L	H	Lower 1/4	000000h – 3FFFFFFh
H	H	L	Lower 1/2	000000h – 7FFFFFFh
H	H	H	All	000000h – FFFFFFFh

Table 16: Software Write Protection Modes

WREN (Status Register)	WP#EN (Status Register)	WP# (Pin)	Status & Configuration	Memory ¹ Array Protected	Memory ¹ Array Unprotected
0	X	X	Protected	Protected	Protected
1	0	X	Unprotected	Protected	Unprotected
1	1	Low	Protected	Protected	Unprotected
1	1	High	Unprotected	Protected	Unprotected

Notes:

High: Logic '1'

Low: Logic '0'

X: Don't Care – Can be Logic '0' or '1'

Protected: Write protected

Unprotected: Writable

1. Memory address range protection based on Block Protection Bits

Flag Status Register (Read Only)

Flag status register contains device's access status and addressing information.

Table 17: Flag Status Register – Read Only

Bits	Name	Description	Read / Write	Default State	Selection Options
FSR1[7]	ST	Device Access Status	R	1	1: Ready 0: Busy
FSR1[6:1]	RSVD	Reserved	R	0	Reserved for future use
FSR1[0]	RSVD	Reserved	R	0	Reserved for future use

Device Identification Register (Read Only)

Unique Identification register contains a number unique to every device.

Table 18: Device ID Register – Read Only

Bits	Manufacturer ID	Device Configuration				
ID[31:0]	ID[31:24]	Interface	Voltage	Temp	Density	Freq
		ID[23:20]	ID[19:16]	ID[15:12]	ID[11:8]	ID[7:0]

Manufacturer ID	Interface	Voltage	Temperature	Density	Frequency
31-24	23-20	19-16	15-12	11-8	7-0
1110 0110	0010-HP Dual-Quad SPI	0001 - 3V	0000 - -40°C to 85°C	0001 – Reserved	00000001 - 100MHz
			0001 - -40°C to 105°C	0010 – 128Mb	00000010 – Reserved
			0010 - -40°C to 125°C	0011 – Reserved	00000011 – Reserved
				0100 – Reserved	00000100 – Reserved
				1000 – Reserved	00000101 – Reserved
				1001 – Reserved	00000110 – Reserved
				1010 – Reserved	00000111 – Reserved
				1100 – Reserved	00001000 – Reserved

Configuration Register 1 (Read/Write)

Configuration Register 1 controls locking/unlocking data protection options set in the Status register. Once locked, the protection options cannot be changed in the Status register.

Table 19: Configuration Register 1 (CR1) – Read and Write

Bits	Name	Description	Read / Write	Default	Selection Options
CR1[7]	ODSEL[2]	Output Driver Strength Selector	R/W	1	000: 35Ω
CR1[6]	ODSEL[1]			1	001: 75Ω
CR1[5]	ODSEL[0]			0	010: 60Ω 011: 45Ω 100: 35Ω 101: 40Ω 110: 20Ω – Default 111: 15Ω
CR1[4]	RSVD	Reserved	R	0	Reserved for future use
CR1[3]	RSVD	Reserved	R	0	Reserved for future use
CR1[2]	MAPLK	Status Register Lock Enable/Disable (TBSEL, BPSEL[2:0])	R/W	0	1: Lock TBSEL and BPSEL[2:0] 0: Unlock TBSEL and BPSEL[2:0]
CR1[1]	WRENS[1]	WREN Reset Selector (Memory Array Write Functionality)	R/W	0	00: Normal: WREN is prerequisite to all Memory Array Write instruction. (WREN is reset after CS# goes High)
CR1[0]	WRENS[0]			0	01: SRAM: WREN is not a prerequisite to Memory Array Write instruction (WREN is ignored) 10: Back-to-Back: WREN is prerequisite to only the first Memory Array Write instruction. WREN disable instruction must be executed to reset WREN. (WREN does not reset once CS# goes High) 11: Illegal - Reserved for future use

Notes:

- Write Enable protection (WREN – Status Register) for Registers is maintained irrespective of the Configuration Register 1 settings. In other words, all register write instructions require WREN to be set and WREN resets once CS# goes High for the write instruction.

Configuration Register 2 (Read/Write)

Configuration Register 2 (CR2) controls the memory array access latency.

Table 20: Configuration Register 2 (CR2) – Read and Write

Bits	Name	Description	Read / Write	Default State	Selection Options
CR2[7]	RSVD	Reserved	R	0	Reserved for future use
CR2[6]	RSVD	Reserved	R	0	Reserved for future use
CR2[5]	RSVD	Reserved	R	0	Reserved for future use
CR2[4]	XIPWR	XIP Write	R/W	0	0: Enable XIP Write – Default 1: Disable XIP Write
CR2[3]	MLATS[3]	Memory Array Read/Read Any Register Latency Selection ¹	R/W	1	0000: 0 Cycles 0001: 1 Cycles 0010: 2 Cycles
CR2[2]	MLATS[2]			0	0011: 3 Cycles 0100: 4 Cycles
CR2[1]	MLATS[1]			0	0101: 5 Cycles 0110: 6 Cycles 0111: 7 Cycles
CR2[0]	MLATS[0]			0	1000: 8 Cycles – Default 1001: 9 Cycles 1010: 10 Cycles 1011: 11 Cycles 1100: 12 Cycles 1101: 13 Cycles 1110: 14 Cycles 1111: 15 Cycles

Notes:

1. Latency is frequency dependent. Please consult Table 21, 22 and 23

Table 21: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (with XIP)

Read Type	Latency	128Mb
(1-1-1) SDR	12-15	100 Mhz
(1-1-1) DDR	8-15	50 Mhz
(1-1-4) SDR	12-15	100 Mhz
(1-1-4) DDR	8-15	50 Mhz
(1-4-4) SDR	12-15	100 Mhz
(1-4-4) DDR	8-15	50 Mhz
(4-4-4) SDR	12-15	100 Mhz
(4-4-4) DDR	8-15	50 Mhz

Table 22: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (without XIP)

Read Type	Latency	128Mb
(1-1-1)	0	50 Mhz

Table 23: Read Any Register Command Latency Cycles vs. Maximum Clock Frequency

Read Type	Latency Cycles	Max Frequency
(1-1-1) SDR	12-15	100 Mhz
(4-4-4) SDR	12-15	100 Mhz

Interrupt Configuration Register (Read/Write)

The Interrupt Configuration Register controls different events that trigger INT# pin transitioning from High to Low state. INT# pin can be configured in the INT# configuration register to transition to the active Low state when either ECC error is detected and corrected or transitioning from the busy to the ready state.

Table 24: Interrupt Configuration Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Selection Options
INTCR[7]	INTRF	Shows status of ECC error detection	R	0	Selection Options: 1: Unrecoverable ECC error detected 0: No unrecoverable ECC error detected
INTCR[6]	INTR	Clear Interrupt Status	W	0	Selection Options: 1 = Resets Interrupt caused by unrecoverable ECC 0 = No Action
INTCR[5]	ECC_CR	Reset the ECC Error Count Register	W	0	Selection Options: 1 = Resets ECC count register to 0 0 = No Action
INTCR[4]	----	Reserved	-	-	Reserved for future use
INTCR[3:2]	----	Reserved	-	-	Reserved for future use
INTCR[1]	ECCTE	ECC Test Enable	W	0	ECC Test Engine Test mode: 1 = Enable 0 = Disable
INTCR[0]	ECCEDS	ECC Error Detection Selection	W	0	Selection Options: 1 = ECC detection will transition a High to Low state on the INT# pin 0 = ECC detection will not transition the INT# pin

Error Correction Code (ECC) Test – Data Input Register

The contents of this register are entered into the ECC engine data buffer i.e. used as data input to test the ECC engine.

Table 25: ECC Test Data Input Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Data_In	Data Input	R/W	32'b0	Any value from 0x00000000 to 0xFFFFFFFF

Error Correction Code (ECC) Test – Error Injection

The contents of this register are used as an error mask to inject error to test the ECC engine.

Table 26: ECC Test Error Injection Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Error_Injection	Error Mask	R/W	32'b0	1 in any position injects an error into ECC engine. For example, 0x00000003 will inject a two-bit error in two LSB bits i.e. the Data in the ECC engine buffer is Exclusive or'd with the error mask.

Error Correction Code (ECC) Test – Data Output Register

The contents of this register are the output of the ECC engine when testing the ECC engine.

Table 27: ECC Test Data Output Register – Read Only

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Data_Out	Output of ECC engine	R	32'b0	None – read only.

Error Correction Code (ECC) – Error Count Register

This register must only be used during TEST MODE for testing the ECC engine. The Error Count Register is incremented when uncorrectable ECC errors are induced during the test mode. During normal operation of the device, the content of this register is not reflective of corrected or uncorrected errors. An interrupt is generated on device pin INT# and the interrupt flag is set when an unrecoverable error is detected in test mode.

Table 28: ECC Count Register – Read Only

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	Error_Count	Number of induced uncorrectable Errors detected during TEST mode	R	32'b0	None – read only

Instruction Set

Table 29: Instruction Set

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-4)	(1-4-4)	(4-0-0)	(4-0-4)	(4-4-4)	XIP Byte	SDR	DDR	Latency Cycles	Data Bytes	Max. Frequency	Prerequisite	Note
1	No Operation	NOOP 00h	•					•				•				100 MHz		
2	Write Enable	WREN 06h	•					•				•				100 MHz		
3	Write Disable	WRDI 04h	•					•				•				100 MHz		
4	Enable QPI	QPIE 38h	•									•				100 MHz		
5	Enable SPI	SPIE FFh	•					•				•				100 MHz		
6	Read Status Register	RDSR 05h		•					•			•			1	50 MHz		
7	Read Flag Status Register	RDSFR 70h		•					•			•			1	50 MHz		
8	Read Device ID	RDID 9Fh		•					•			•			4	50 MHz		
9	Read Any Register - Address Based	RDAR 65h			•					•		•			1	100 MHz		
10	Write Status Register	WRSR 01h		•					•			•			1	100 MHz	WREN	
11	Write Any Register - Address Based	WRAR 71h			•					•		•			1	100 MHz	WREN	

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-4)	(1-4-4)	(4-0-0)	(4-0-4)	(4-4-4)	XIP Byte	SDR	DDR	Latency Cycles	Data Bytes	Max. Frequency	Prerequisite	Note
12	Read Memory Array - SDR	READ 03h			•							•			1 to ∞	50 MHz		1,2
13	Read Memory Array - SDR	READ 13h			•							•			1 to ∞	50 MHz		1,2,5
14	Fast Read Memory Array - SDR	RDFT 0Bh			•					•		•		•	1 to ∞	100 MHz		1,2,3,5
15	Fast Read Memory Array - SDR	READ 0Ch			•					•		•		•	1 to ∞	100 MHz		1,2,3,5
16	Fast Read Memory Array - DDR	RDFT 0Dh			•					•	•		•	•	1 to ∞	50 MHz		1,2,3
17	Read Quad Output Memory Read - SDR	RDQO 6Bh				•						•		•	1 to ∞	100 MHz		1,2,3,5
18	Read Quad Output Memory Read - SDR	RDQO 6Ch				•						•		•	1 to ∞	100 MHz		1,2,3,5
19	Read Quad I/O Memory Read - SDR	RDQI EBh					•				•	•		•	1 to ∞	100 MHz		1,2,3
20	Read Quad I/O Memory Read - DDR	DRQI EDh					•				•		•	•	1 to ∞	50 MHz		1,2,3
21	Write Memory Array - SDR	WRTE 02h			•					•		•			1 to ∞	100 MHz	WREN	1,4
22	Fast Write Memory Array - SDR	4WRFT DAh			•					•	•	•			1 to ∞	100 MHz	WREN	1,2,4
23	Fast Write Memory Array - DDR	4DRFW DEh			•					•	•		•		1 to ∞	50 MHz	WREN	1,2,4
24	Write Quad I/O Memory Array - SDR	4WQIO D2h					•				•	•			1 to ∞	100 MHz	WREN	1,2,4

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-4)	(1-4-4)	(4-0-0)	(4-0-4)	(4-4-4)	XIP Byte	SDR	DDR	Latency Cycles	Data Bytes	Max. Frequency	Prerequisite	Note
25	Write Quad I/O Memory Array - DDR	4DWQO D1h					•				•		•		1 to ∞	50 Mhz	WREN	1,2,4

Notes:

1. A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O Dual-Quad SPI device 1 (SI / IO[0] or SO / IO[1]) and Dual-Quad SPI device 2 (SI / IO[04 or SO / IO[7]). On the other hand, 1-4-4 represents command being sent on a single I/O Dual-Quad SPI device 1 (SI / IO[0]) and Dual-Quad SPI device 2 (SI / IO[4]) - address/data being sent on four I/Os of Dual-Quad SPI device 1 (IO[3:0]) and DualQuad SPI device 2 (IO[7:4])
2. XIP allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. A special mode byte must be entered after the address bits to enable/disable XIP – Axh / Fxh.
3. Fast Read instruction must include Latency cycles to meet higher frequency. They are configurable (Configuration Register 2 – CR2[3:0]) and frequency dependent.
4. WREN prerequisite for array writing is configurable (Configuration Register 1– CR1[1:0])
5. Support legacy device boot on Xilinx platforms

Instruction Description and Structures

All communication between a host and UT8MRQ128M is in the form of instructions. Instructions define the operation that must be executed. Instructions consist of a command followed by an optional address modifier and data transfer to or from UT8MRQ128M. All command, address and data information are transferred sequentially. Instructions are structured as follows:

- Each instruction begins with CS# going Low (logic '0') and ends with CS# returning High (Logic '1').
- CLK marks the transfer of each bit.
- Each instruction starts out with an 8-bit command. The command selects the type of operation UT8MRQ128M must perform. The command is transferred on the rising edges of CLK.
- The command can be stand alone or followed by address to select a memory location or register. The address is 24-bit wide and is transferred on the rising edges of CLK.
- The address bits are followed by data bits. For Write instructions, write data bits to UT8MRQ128M are transferred on the rising edges of CLK.
- In normal operational mode, Write instructions must be preceded by the WREN instruction. WREN instruction sets the WREN bit in the Status register. WREN bit is reset at the end of every Write instruction. WREN bit can also be reset by executing the WRDI instruction. UT8MRQ128M offers two other modes, namely SRAM and Back-to-Back Write where WREN does not get reset after a write instruction to the memory array. These modes are set in Configuration Register 1. For XIP supported Write instructions, XIP can be enabled or disabled through Configuration Register 2, bit 4 (CR2[4]).
- Similar to write instructions, the address bits are followed by data bits for read instructions:
 - Read data bits from UT8MRQ128M are transferred on the falling edges of CLK.
- UT8MRQ128M is a high-performance serial memory and at higher frequencies, read instructions require latency cycles to compensate for the memory array access time. The number of latency cycles required depends on the operational frequency and is configurable – Configuration Register 2. The latency cycles are inserted after the address bits before the data comes out of UT8MRQ128M.
- For Read and Write instructions, UT8MRQ128M offers XIP mode. XIP allows similar instructions to be executed sequentially without incurring the command cycles overhead.
 - For XIP supported Read instructions, XIP is enabled by entering byte A_{xh} and disabled by entering byte F_{xh}. These respective bytes must be entered following the address bits.
 - For XIP supported Write instructions, XIP can be enabled or disabled through Configuration Register 2, bit 4 (CR2[4]).
- The entire memory array can be read from or written to using a single read or write instruction. After the starting address is entered, subsequent addresses are internally incremented as long as CS# is Low and CLK continues to cycle.
- All commands, address and data are shifted with the most significant bit first.

Figure 8 to Figure 16 show the description of SDR instruction types supported.




Figure 8: Description of (1-0-0) Instruction Type




Figure 9: Description of (1-0-1) Instruction Type




Figure 10: Description of (1-1-1) Instruction Type (Without XIP)




Figure 11: Description of (1-1-1) Instruction Type (With XIP)




Figure 12: Description of (1-1-1) Instruction Type (Without XIP)




Figure 13: Description of (1-1-4) Instruction Type (Without XIP)




Figure 14: Description of (1-4-4) Instruction Type (With XIP)




Figure 15: Description of (4-4-4) Instruction Type (Without XIP)




Figure 16: Description of (4-4-4) Instruction Type with XIP

Figure 17 and Figure 18 shows the description of DDR instruction types supported




Figure 17: Description of (1-1-1) DDR Instruction Type (With XIP)




Figure 18: Description of (1-4) DDR Instruction Type (With XIP)

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Table 30: Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units
Magnetic Field During Write	---	24000	A/m
Magnetic Field During Read	---	24000	A/m
Junction Temperature		150	°C
Storage Temperature	-55 to 150		°C
Supply Voltage VCC	-0.5	4.0	V
Supply Voltage VCCIO	-0.5	3.8	V
Voltage on any pin	-0.5	VCCIO + 0.2	V
ESD HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	≥ 2000 V		V
ESD CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	≥ 500 V		V
Latch-Up (I-test) JESD78	≥ 100 mA		mA
Latch-Up (Vsupply over-voltage test) JESD78	Passed		---

Electrical Specifications

Table 31: Recommended Operating Conditions

	Parameter / Condition	Minimum	Typical	Maximum	Units
Normal Operation	Operating Temperature:	-40.0	-	125.0	°C
	VCC Supply Voltage	2.45	-	3.6	V
	VCCIO Supply Voltage	1.71	1.8, 2.5, 3.3	3.6	V
	VSS Supply Voltage	0.0	0.0	0.0	V
	VSSIO Supply Voltage	0.0	0.0	0.0	V

Table 32: Pin Capacitance

Parameter	Test Conditions	Symbol	Maximum	Units
Input Pin Capacitance	TEMP = 25°C; f = 1 MHz; VIN = 3.0V	CIN	5.0	pF
Output Pin Capacitance	TEMP = 25°C; f = 1 MHz; VIN = 3.0V	CINOUT	6.0	pF

Table 33: Endurance & Retention

Parameter	Symbol	Test Conditions	Minimum	Units
Write Endurance	END	-	10 ¹⁶	cycles
Data Retention	RET	85°C	20	years

Table 34: Operational Environment

Parameter	Conditions	Limit	Units
Total Dose	VCC & VCCIO = Max; Temperature = Room (~25°C)	100	krads(Si)
SEL Onset LET	VCC = VCCIO = 3V; Temperature = 105°C VCC = VCCIO = 2.7V; Temperature = 105°C	>40-60 >60-80	MeV-cm ² /mg
SEU Onset LET	VCC = VCCIO = Min; Temperature = Room (~25°C)	>80	MeV-cm ² /mg
SEFI Onset LET	VCC = VCCIO = Min; Temperature = Room (~25°C)	>60	MeV-cm ² /mg

Note:

- Range based on previous testing MRAM technology; radiation test is pending

Table 35: Magnetic Immunity Characteristics

Parameter	Symbol	Maximum	Units
Magnetic Field During Write	Hmax_write	24000	A/m
Magnetic Field During Read	Hmax_read	24000	A/m

Table 36: DC Characteristics

Parameter	Symbol	Test Conditions	Density	3.0V Device (2.5V-3.6V)				
				Min	Typical ¹	85°C ²	Max ³	Units
Active Read Current	I _{READ}	VCC = 3.6V, CLK=100MHz	128Mb		20	22	35	mA
Active Write Current	I _{WRITE}	VCC = 3.6V, CLK=100MHz	128Mb		20	28	45	mA
Standby Current	I _{SB}	VCC = 3.6V, CLK=VCCIO, CS#=VCCIO, SI=WP#=VCCIO	128Mb		13	16	25	mA
Input Leakage Current	I _{LI}	V _{IN} =0 to VCCIO (max)					±1.0	μA
Output Leakage Current	I _{LO}	V _{OUT} =0 to VCCIO (max)					±1.0	μA
Input High Voltage (VCCIO=1.71-2.2)	V _{IH}			0.65* VCCIO			VCCIO+0.2	V
Input High Voltage (VCCIO=2.2-2.7)				1.8				
Input High Voltage (VCCIO=2.7-3.6)				2.2				
Input Low Voltage (VCCIO=1.71-2.2)	V _{IL}			-0.2			0.35* VCCIO	V
Input Low Voltage (VCCIO=2.2-2.7)							0.7	
Input Low Voltage (VCCIO=2.7-3.6)							0.8	
Output Low Voltage (VCCIO=1.71-2.2)	V _{OL}	I _{OL} = 0.1mA		-			0.2	V
Output Low Voltage (VCCIO=2.2-2.7)		I _{OL} = 0.1mA					0.4	
Output Low Voltage (VCCIO=2.7-3.6)		I _{OL} = 2.0mA					0.4	
Output High Voltage (VCCIO=1.71-2.2)	V _{OH}	I _{OH} = -0.1mA		1.4			-	V
Output High Voltage (VCCIO=2.2-2.7)		I _{OH} = -0.1mA		2.0				
Output High Voltage (VCCIO=2.7-3.6)		I _{OH} = -1.0mA		2.4				

Notes:

1. Typical values are measured at 25°C
2. 85°C (Junction Temperature) values are guaranteed by characterization; not tested in production
3. Max values are measured at 125°C (Case Temperature)

Table 37: AC Test Conditions

Parameter	Value
Input pulse levels	0.0V to VCC
Input rise and fall times	3.0ns
Input and output measurement timing levels	VCC/2
Output Load	CL = 30.0pF

CS# Operation & Timing




Figure 19: CS# Operation & Timing

Table 38: CS# Operation

Parameter	Symbol	Minimum	Maximum	Units
Clock Frequency	fCLK	1	100	MHz
Clock Low Time	tCL	$0.45 * 1/fCLK$	-	ns
Clock High Time	tCH	$0.45 * 1/fCLK$	-	ns
Chip Deselect Time after Read Cycle	tCS1	20	-	ns
Chip Deselect Time after Register Write Cycle	tCS2	5	-	μs
Chip Deselect Time after Write Cycle (SPI)	tCS3	280	-	ns
Chip Deselect Time after Write Cycle (QPI)	tCS5	490 ¹	-	ns
CS# Setup Time (w.r.t CLK)	tCSS	5	-	ns
CS# Hold Time (w.r.t CLK)	tCSH	4	-	ns

Notes:

Power supplies must be stable

1. For single byte operations, tCS5 is 280ns

Command, Address, XIP and Data Input Operation & Timing




Figure 20: Command, Address and Data Input Operation & Timing

Table 39: Command, Address, XIP, and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	t_{SU}	2.0	-	ns
Data Hold Time (w.r.t CLK)	t_{HD}	3.0	-	ns

Notes:

Power supplies must be stable

Data Output Operation & Timing




Figure 21: Data Output Operation & Timing

Table 40: Data Output Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	tCLZ	0	-	ns
Output Valid (w.r.t CLK)	tCO	-	7.0	ns
Output Hold Time (w.r.t CLK)	tOH	1.0	-	ns
Output Disable Time (w.r.t CS#)	tHZCS	-	7.0	ns

Notes:

Power supplies must be stable




Figure 22: Data Output Operation & Timing

Table 41: WP# Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
WP# Setup Time (w.r.t CS#)	tWPSU	20	-	ns
WP# Hold Time (w.r.t CS#)	tWPHD	20	-	ns

Notes:

Power supplies must be stable

Thermal Resistance

Table 42: Thermal Resistance Specifications


Parameter	Description	Test Conditions	Value	Units
θ_{JA}	Thermal Resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51	TBD	°C/W
θ_{JC}	Thermal Resistance (junction to case)		TBD	

Notes:

1. These parameters are guaranteed by characterization; not tested in production.
2. Ambient temperature, TA 25 °C
3. Worst case Junction temp specified for Top die (θ_{JA}) and Bottom die (θ_{JC})

Package Drawings

56-Ball FBGA




NOTES

1. RoHS SOLDER BALL SIZE IS 0.350 mm before reflow and 0.37 (+/-0.05)mm post reflow; height: 0.27 (+/-0.05)mm
2. Leaded SOLDER BALL SIZE IS 0.370 mm before reflow and 0.385 (+/-0.05)mm post reflow; height: 0.285 (+/-0.05)mm
3. SOLDER RESIST OPENING SIZE IS 0.300 mm
4. Package Height can increase after reballing to Leaded by 0.015mm
5. All measurements in mm.
6. MSL 3

Figure 23: 56-ball FBGA

Ordering Information

Frontgrade Part Numbering Ordering Information



Notes:

1. Lead finish (G or H) must be specified.
2. Space PEM L1 and L2 per Frontgrade Manufacturing Flows Document. Based on NASA PEM-INST-001 Level 1 and 2 criteria.
3. Radiation assurance levels may be selected for Space PEM L1 and L2 orders.

Revision History

Date	Revision #	Author	Change Description	Page #
06/17/2025	0.0.1	PBN	Initial release; reviewed against AVL 64/128Mb MRAM datasheet rev C.4	
07/14/2025	0.0.2	PBN	Updated radiation information	2, 43

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

©2025 Frontgrade Technologies—All rights reserved. Specifications are subject to change without notice. Product availability is not guaranteed, for preliminary data only. All trademarks are the property of their respective owners.