FRONTGRADE **USER MANUAL UT81NDQ512G8T**

4Tb NAND Flash Evaluation Board

10/1/2024 Version #: 0.1.0

10/1/2024

Version #: 0.1.0

Product Name	Manufacturer Part Number	SMD#	Device Type
4Tb NAND Flash	UT81NDQ512G8T-KU060-EVB	N/A	N/A
4Tb NAND Flash	UT81NDQ512G8T-Versal-EVB	N/A	N/A

Features

- Open NAND Flash Interface (ONFI) 4.0-compliant
- JEDEC NAND Flash Interoperability (JESD230C) compliant
- Triple-level cell (TLC)
- B17A Industrial die source
- Organization
 - Page size x8: 18,592 bytes (16,384 + 2208 bytes)
 - Block size: 2304 pages, (36,864K + 4968K bytes)
 - Plane size: 4 planes x 504 blocks
 - Device size: 16128 blocks
- NV-DDR3 I/O performance
 - Up to NV-DDR3 timing mode 9
 - Clock rate: 3ns (NV-DDR3)
 - Read/write throughput per pin: 667 MT/s
 - Tested over temperature in mode 9
- NV-DDR2 I/O performance
 - Up to NV-DDR2 timing mode 8
 - Clock rate: 3.75ns (NV-DDR2)
 - Read/write throughput per pin: 533 MT/s
 - Tested over temperature in mode 6
- Asynchronous I/O performance
 - Up to asynchronous timing mode 5
 - tRC/tWC: 20ns (MIN)
 - Read/write throughput per pin: 50 MT/s
 - Tested over temperature in mode 5 $\,$
- TLC Array performance
 - SNAP READ operation time without VPP: 51µs(TYP)
 - Single-Plane READ PAGE operation time without/with VPP : 74/73µs (TYP)
 - Multi-Plane READ PAGE operation time without VPP: 88µs(TYP)
 - Effective Program page time without VPP : 1900µs(TYP)
 - Erase block time: 15ms (TYP)
- Operating Voltage Range
 - VCC: 2.7-3.6V
 - VCCQ: 1.14-1.26V, 1.7-1.95V
- Command set: ONFI NAND Flash Protocol
- Data is required to be randomized by the external host prior to being inputted to the NAND device, see External Data Randomization in the User Manual

10/1/2024

- First block (block address 00h) is valid when shipped from factory. For minimum required ECC, see Error Management in the User Manual
- RESET (FFh) required as first command after power-on
- · Operation status byte provides software method for detecting
 - Operation completion
 - Pass/fail condition
 - Write-protect status
- Data strobe (DQS) signals provide a hardware method for synchronizing data DQ in the NV-DDR2/NVDDR3 interface
- Copyback operations supported within the plane from which data is read
- On-die Termination (ODT)
- Quality and reliability
 - Testing methodology: JESD47
 - Data retention: JESD47 compliant
 - TLC Endurance: 3,000 PROGRAM/ERASE cycles
 - SLC Endurance: 40,000 PROGRAM/ERASE cycles
- Package
 - 132-ball BGA
 - OJC : 2.68 °C/W

Introduction

The UT81NDQ512G8T-KU060-EVB and UT81NDQ512G8T-Versal-EVB Development Boards provides a rapid prototyping platform for the 4Tb NAND Flash. The UT81NDQ512G8T-KU060-EVB board has been developed for the Xilinx KU060 FPGA but is VITA compliant and should work with other FPGA platforms with a VITA compliant FMC. The UT81NDQ512G8T-Versal-EVB board has been developed for the Xilinx Versal FPGA and is VITA FMC+ compliant. Headers allow access to all NAND signals. I/O voltage is controlled with a switch to allow either 1.8V or 1.2V I/O operation on the eval board.



Figure 1: UT81NDQ512G8T-KU060-EVB Evaluation Board

Version #: 0.1.0

10/1/2024



Figure 2: UT81NDQ512G8T-KU060-EVB Evaluation Board

Reference Documents

Description	Reference Document
UT81NDQ512G8T Data Sheet	Contact Factory for a copy
UT81NDQ512G8T User's Guide	Contact Factory for a copy
ONFi	http://www.onfi.org/specifications/
VITA 57	https://www.vita.com/Standards

Version #: 0.1.0

UT81NDQ512G8T 4Tb NAND Flash Evaluation Board

10/1/2024

Block Diagram Description and Picture



Version #: 0.1.0

10/1/2024

Jumper and Switch Setting Summary (UT81NDQ512G8T-KU060-EVB)

Ref Des	Pin	Description
J1	1	Vcc core
	2	GND
	3	EEPROM SCL
	4	EEPROM SDA
J2	1	Vcc I/O
J4	2	DQ7_1
	4	DQ6_1
	6	DQ5_1
	8	DQ4_1
	10	DQ3_1
	12	DQ2_1
	14	DQ1_1
	16	DQ0_1
	Odd	GND
J5	2	RE_0#/RE_0_T
	4	RE_0_C
	6	ALE_1
	8	CLE_1
	10	WP_1#
	12	CE1_1#
	14	CE0_1#
	16	WE_1#
	Odd	GND
J6	2	RE_1#/RE_1_T
	4	RE_1_C
	6	R/B0_0#
	8	R/B1_0#
	10	R/B0_1#
	12	R/B1_1#
	14	N/C
	16	N/C
	Odd	GND
J7	2	DQ7_0
	4	DQ6_0
	6	DQ5_0
	8	DQ4_0
	10	DQ3_0
	12	DQ2_0
	14	DQ1_0

UT81NDQ512G8T 4Tb NAND Flash Evaluation Board

10/1/2024

Version #: 0.1.0

Ref Des	Pin	Description
	16	DQ0_0
	Odd	GND
18	2	Vref
	4	ALE_0
	6	CLE_0
	8	WP_0#
	10	CE1_0#
	12	CE0_0#
	14	WE_0#
	16	N/C
	Odd	GND
19	2	DQS_0/DQS_0_T
	4	DQS_0_C
	6	DQS_1/DQS_1_T
	8	DQS_1_C
	10	N/C
	12	N/C
	14	N/C
	16	SEFI_Flag (N/C for Rev 0)
	Odd	GND
SW2	Left	(Toward R9) 1.2V Vcc I/O
	Right	(Toward J9) 1.8V Vcc I/O



Figure 3: EVB Vcc I/O Switch

Note: Switch SW2 in Figure 2 ("left" position) sets Vcc I/O to 1.2 V. SW2 in the "right" position will set the Vcc I/O supply to 1.8 V.

Version #: 0.1.0

10/1/2024

Jumper and Switch Setting Summary (UT81NDQ512G8T-Versal-EVB)

J1 1 Vcc core 2 GND 3 EEPROM SCL 4 EEPROM SDA J2 1 Vcc I/O J3 2 DQ7_1 J4 DQ6_1 6 DQ5_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 14 DQ1_1 14 DQ1_1 15 DQ4 16 DQ0_1 17 44 18 DQ1_1 19 DQ1_1 14 DQ1_1 14 DQ1_1 15 QCd 16 DQ0_1 17 4 18 CLE_1 19 ALE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 15 2 16 WE_1# 17 A 18 R/B_1_0# 19 A 10 R/B_0_#	Ref Des	Pin	Description
2 GND 3 EEPROM SCL 4 EEPROM SDA J2 1 Vcc I/O J3 2 DQ7_1 4 DQ6_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 14 DQ1_1 14 DQ1_1 15 DQ4 16 DQ0_1 0dd GND J4 PCC 6 ALE_1 16 CLE_1 17 QCE_1 18 CLE_1 19 QCA 14 PCC 14 RE_0_C 15 QCE_11# 16 WP_1# 110 WP_1# 12 CE1_1# 14 CE0_1# 15 Q 16 WE_1# 15 Q 16 R/B_0# 10 R/B0_0# <tr< td=""><td>J1</td><td>1</td><td>Vcc core</td></tr<>	J1	1	Vcc core
3 EEPROM SCL 4 EEPROM SDA 12 1 Vcc I/O J3 2 DQ7_1 4 DQ6_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 15 DQ4 14 DQ1_1 15 DQ4 14 DQ1_1 15 DQ4 14 DQ1_1 15 DQ4 14 DQ1_1 15 QC4 14 DQ1_1 15 QC4 16 DQ0_1 17 RE_0#/RE_0_T 18 CLE_1 19 QC4 10 WP_1# 11 CE0_1# 12 CE1_1# 14 CE0_1# 15 2 16 WE_1# 15 2 16 <td></td> <td>2</td> <td>GND</td>		2	GND
4 EEPROM SDA J2 1 Vcc I/O J3 2 DQ7_1 4 DQ6_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C J4 2 RE_0#/RE_0_T 44 RE_0_C J4 2 S CLE_1 J4 2 S CLE_1 J1 CE0_1# J2 CE1_1# J3 GM J4 CE0_1# J4 CE0_1# J4 CE0_1# J5 2 R R_1_C J5 2 S R/B_0# J10 R/B0_1# J11 J14 <t< td=""><td></td><td>3</td><td>EEPROM SCL</td></t<>		3	EEPROM SCL
J2 1 Vcc I/O J3 2 DQ7_1 J3 4 DQ6_1 4 DQ5_1 6 DQ3_1 10 DQ3_1 11 DQ2_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C J4 2 J5 6 J6 VP_1# J1 CE0_1# J4 CE0_1# J5 2 J5 2 J6 RK_1_C J5 2 J6 RK_1_C J5 2 J6 RK_1_C J5 3 J10 RK_1_C J5 10 RK RL_1_C S RK_1_C J10 R/B0_1# J10 R/B0_1# J11 J12 RKB1_0# J14		4	EEPROM SDA
J3 2 DQ7_1 4 DQ6_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 Odd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 15 2 16 WE_1# 16 WE_1# 16 KE_1_C 16 WE_1# 16 WE_1# 16 WE_1# 16 SND J5 2 16 RE_1_C 17 4 18 R/B0_0# 19 10 10 R/B0_0# 11 10 12 R/B1_0# 14 N/C 14 N/C	J2	1	Vcc I/O
4 DQ6_1 6 DQ5_1 8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 14 CE0_1# 15 2 16 WE_1# 16 WE_1# 15 2 16 RE_1_C 14 RE_1_C 15 2 8 R/B0_0# 10 R/B0_0# 11 R/B0_1# 12 R/B1_1# 14 N/C	J3	2	DQ7_1
6 DQ5_1 8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 14 CE0_1# 14 CE0_1# 15 2 14 CE0_1# 15 2 16 WE_1# 15 2 16 RE_1_C 15 2 16 RKB_0# 17 A 18 R/B1_0# 19 10 10 R/B0_1# 11 R/B1_1#		4	DQ6_1
8 DQ4_1 10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 14 CE0_1# 14 CE0_1# 15 2 14 CE0_1# 15 2 16 WE_1# 15 2 16 RE_1_C 15 4 RE_1_C 6 R/B0_0# 10 R/B0_1# 10 R/B0_1# 11 N/C		6	DQ5_1
10 DQ3_1 12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 15 2 16 WE_1# 16 WE_1# 16 GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B0_1# 11 R		8	DQ4_1
12 DQ2_1 14 DQ1_1 16 DQ0_1 0dd GND J4 2 Q4 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 10 WP_1# 10 WP_1# 12 CE1_1# 14 CE0_1# 15 Qdd 16 WE_1# 16 WE_1# 16 RE_1#/RE_1_T 16 RE_1_C 15 2 4 RE_1_C 14 RE_1_C 15 10 16 R/B0_0# 17 4 18 R/B1_0# 19 10 10 R/B0_1# 12 R/B1_1# 14 N/C		10	DQ3_1
14 DQ1_1 16 DQ0_1 Odd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 15 2 16 WE_1# Odd GND J5 2 6 R/B0_0# 10 RP_1_C 6 R/B0_0# 15 2 16 RE_1_C 17 4 18 R/B0_0# 19 10 10 R/B0_1# 11 10 11 10 11 N/C 114 N/C		12	DQ2_1
16 DQ0_1 Odd GND J4 2 RE_0#/RE_0_T 4 RE_0_C 6 ALE_1 6 ALE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 15 2 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B0_1#		14	DQ1_1
Odd GND J4 2 RE_O#/RE_O_T 4 RE_O_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B0_1# 11 N/C		16	DQ0_1
J4 2 RE_O#/RE_O_T 4 RE_O_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 16 WE_1# 0dd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B0_1# 12 R/B1_1#		Odd	GND
4 RE_0_C 6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 4 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B1_0# 11 A 12 R/B1_1#	J4	2	RE_0#/RE_0_T
6 ALE_1 8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B1_0# 11 10 12 R/B1_1# 14 N/C		4	RE_0_C
8 CLE_1 10 WP_1# 12 CE1_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B0_1# 12 R/B1_1#		6	ALE_1
10 WP_1# 12 CE1_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 10 R/B1_0# 12 R/B1_1# 14 N/C		8	CLE_1
12 CE1_1# 14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C		10	WP_1#
14 CE0_1# 16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C		12	CE1_1#
16 WE_1# Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C		14	CE0_1#
Odd GND J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C		16	WE_1#
J5 2 RE_1#/RE_1_T 4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C		Odd	GND
4 RE_1_C 6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C	J5	2	RE_1#/RE_1_T
6 R/B0_0# 8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C		4	RE_1_C
8 R/B1_0# 10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C		6	R/B0_0#
10 R/B0_1# 12 R/B1_1# 14 N/C 16 N/C		8	R/B1_0#
12 R/B1_1# 14 N/C 16 N/C		10	R/B0_1#
14 N/C 16 N/C		12	R/B1_1#
16 N/C		14	N/C
		16	N/C
Odd GND		Odd	GND
J6 2 DQ7_0	J6	2	DQ7_0
4 DQ6_0		4	DQ6_0
6 DQ5_0		6	DQ5_0
8 DQ4_0		8	DQ4_0
10 DQ3_0		10	DQ3_0
12 DQ2_0		12	DQ2_0
14 DQ1_0		14	DQ1_0

UT81NDQ512G8T 4Tb NAND Flash Evaluation Board

.

10/1/2024

Version #: 0.1.0

Ref Des	Pin	Description
	16	DQ0_0
	Odd	GND
J7	2	Vref
	4	ALE_0
	6	CLE_0
	8	WP_0#
	10	CE1_0#
	12	CE0_0#
	14	WE_0#
	16	N/C
	Odd	GND
18	2	DQS_0/DQS_0_T
	4	DQS_0_C
	6	DQS_1/DQS_1_T
	8	DQS_1_C
	10	N/C
	12	N/C
	14	N/C
	16	SEFI_Flag (N/C for Rev 0)
	Odd	GND
19	1	KU060_DQS_1_C
	2	KU060_DQS_1_T
	3	DQS_1_C
	4	DQS_1_T/DQS_1
	5	Versal_DQS_1_C
	6	Versal_DQS_1_T
SW2	Left	(Toward R9) 1.2V Vcc I/O
	Right	(Toward J9) 1.8V Vcc I/O

If using the EVB on a KU060 FMC+ connector, then the jumpers on J9 need to be placed on 1-3 for one jumper and 2-4 for the other. If using a Versal, then the jumpers on J9 need to be placed on 3-5 for one jumper and 4-6 for the other. The below picture shows the J9 jumpers in the KU060 position. There is silkscreen wording to also highlight which position of the jumpers is which.



Figure 4: EVB J9 Jumper

Startup

The Vcc I/O switch needs to be in the correct position for the intended interface. If the user wants to use the NV-DDR3 interface, the switch must be in the 1.2V ("left") position. The part must be powered up with 1.2V applied to the I/O so that it is automatically configured for using the NV-DDR3 interface. If the part is powered with the 1.8V I/O configuration, then either the asynchronous or NV-DDR2 interface can be used. Asynchronous is the default interface for the 1.8V I/O voltage. During bootup, the FPGA board reads from the EEPROM the switch has selected. The FPGA board then configures the Vcc I/O level for the NAND.

Header pins J1 and J2 are available if supply lines need to be monitored. All power for the EVB will come from the FPGA board. No external power supplies are required.

- 1. If not monitoring R/B#, the host must wait at least 100μs after VCCQ reaches VCCQ (MIN) and VCC reaches VCC (MIN). If monitoring R/B#, the host must wait until R/B# is HIGH.
- 2. Each LUN draws less than an average of IST measured over intervals of 1ms until the RESET (FFh) command is issued.
- 3. The RESET (FFh) command must be the first command issued to all targets (CE#s) after the NAND Flash device is powered on. Each target will be busy for tPOR after a RESET command is issued. LUNO of each target is selected by default after power-on.
- 4. The device is now initialized and ready for normal operation.

Configuration

After performing the steps above, the asynchronous interface is active for all targets on the device when the device powers on within the 1.8V VCCQ operational range. If the NAND Flash device powers on within the 1.2V VCCQ operational range, the NV-DDR3 interface is active.

Each target's interface is independent of other targets, so the host is responsible for changing the interface for each target.

10/1/2024

Activating NV-DDR2 Interface

Prior to selecting the NV-DDR2 interface, it is recommended that settings for the NV-DDR2 interface should be configured. Specifically:

- SET FEATURES (EFh) command should be used to configure the NV-DDR2 configuration feature address.
- If on-die termination (ODT) is used, the appropriate ODT CONFIGURE (E2) commands should be issued.

These actions should be completed prior to selecting the NV-DDR2 interface. If these settings are modified when the NV-DDR2 interface is already selected, the host should take care to ensure appropriate settings are applied in a manner that avoids signal integrity issues.

To activate the NV-DDR2 NAND Flash interface, the following steps are repeated for each target:

- 1. Issue the SET FEATURES (EFh) command.
- 2. Write address 01h, which selects the timing mode feature address.
- 3. Write P1 with 2Xh, where X is the timing mode used in the NV-DDR2 interface (see Configuration Operations in the NAND user manual).
- 4. Write P2–P4 as 00h-00h-00h.

Version #: 0.1.0

10/1/2024

UT81NDQ512G8T-KU060-EVB Electrical Schematics



Version #: 0.1.0

UT81NDQ512G8T

4Tb NAND Flash Evaluation Board

10/1/2024



Version #: 0.1.0

10/1/2024

UT81NDQ512G8T-Versal-EVB Electrical Schematics



Version #: 0.1.0

UT81NDQ512G8T

4Tb NAND Flash Evaluation Board

10/1/2024



10/1/2024

Revision History

Date	Revision #	Author	Change Description	Page #
4/2022	0.0.1	PN	Initial Release	
10/2024	0.1.0	PN	Added Versal EVB. Revised to new template	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.