

# FRONTGRADE DATASHEET UT54LVDS217

Serializer

9/22/2021 Version #: 1.0.3



### **Features**

- 15 to 75 MHz shift clock support
- · Low power consumption
- Power-down mode <216μW (max)</li>
- Cold sparing all pins
- · Narrow bus reduces cable size and cost
- Up to 1.575 Gbps throughput
- · Up to 197 Megabytes/sec bandwidth
- · 325 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Rising edge strobe
- · Operational Environment; total dose irradiation testing to MIL-STD-883 Method 1019
  - Total-dose: 300 krad(Si) and 1 Mrad(Si)
  - Latchup immune (LET ≤100 MeV-cm²/mg)
- · Packaging options:
  - 48-lead flatpack (1.4 grams)
- · Standard Microcircuit Drawing 5962-01534
  - QML Q and V compliant part
- Compatible with ANSI/TIA/EIA-644 Standard

## Introduction

The UT54LVDS217 Serializer converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted.

At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a rate of 525 Mbps per LVDS data channel. Using a 75MHz clock, the data throughput is 1.575 Gbit/s (197 Mbytes/ sec).

The UT54LVDS217 Serializer allows the use of wide, high speed TTL interfaces while reducing overall EMI and cable size.

All pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.






Figure 1: UT54LVDS217 Serializer Block Diagram




Figure 2: UT54LVDS217 Pinout



# **Pin Description**

Pin Name	I/O	No.	Description	
TxIN	I	21	TTL level input	
TxOUT+	0	3	Positive LVDS differential data output	
TxOUT-	0	3	Negative LVDS differential data output	
TxCLK IN	I	1	TTL level clock input. The rising edge acts as data strobe. Pin name TxCLK IN	
TxCLK OUT+	0	1	Positive LVDS differential clock output	
TxCLK OUT-	0	1	Negative LVDS differential clock output	
PWR DWN	I	1	TTL level input. Assertion (low input) TRI- STATEs the clock and data outputs, ensuring low current at power down.	
V <sub>DD</sub>	I	4	Power supply pins for TTL inputs and logic	
GND	I	5	Ground pins for TTL inputs and logic	
PLL V <sub>DD</sub>	I	1	Power supply pins for PLL	
PLL GND	I	2	Ground pins for PPL	
LVDS V <sub>DD</sub>	I	1	Power supply pin for LVDS output	
LVDS GND	I	3	Ground pins for LVDS outputs	




Figure 3: UT54LVDS217 Typical Application



## **Operational Environment**

Parameter	Limit	Units	
Total Ionizing Dose (TID)		rad(Si)	
Single Event Latchup (SEL)	1.0E13	MeV-cm <sup>2</sup> /mg	
Neutron Fluence <sup>1</sup>		n/cm <sup>2</sup>	

#### Note:

1. Guaranteed but not tested.

## **Absolute Maximum Ratings<sup>1</sup>**

(Referenced to Vss)

Symbol	Parameter	Limits
V <sub>DD</sub>	DC supply voltage	-0.3 to 4.0V
V <sub>I/O</sub>	Voltage on any pin <sup>4</sup>	-0.3 to (V <sub>DD</sub> + 0.3V)
ESD <sub>HBM</sub>	HBM ESD Rating	750V
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation	2 W
Tı	Maximum junction temperature <sup>2</sup>	+150°C
Θ <sub>JC</sub>	Thermal resistance, junction-to-case <sup>3</sup>	10°C/W
I <sub>I</sub>	DC input current	±10mA

#### Notes:

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2. Maximum junction temperature may be increased to +175°C during burn-in and lifetest.
- 3. Test per MIL-STD-883, Method 1012.
- 4. For cold spare mode ( $V_{DD} = V_{SS}$ ),  $V_{I/O}$  may be 0.3V to the maximum recommended operating  $V_{DD} + 0.3V$ .

## **Recommended Operating Conditions**

Symbol	Parameter	Limits
V <sub>DD</sub> , P <sub>LL</sub> V <sub>DD</sub> , LVDS V <sub>DD</sub>	Positive Supply voltage	3.0 to 3.6V
T <sub>C</sub>	Case temperature range	-55 to +125°C
V <sub>IN</sub>	DC input voltage	OV to V <sub>DD</sub>



## Electrical Characteristics\*1

 $(V_{DD} = 3.3V - 0.3V; -55^{\circ}C < T_{C} < +125^{\circ}C);$  Unless otherwise noted,  $T_{C}$  is per the temperature noted.

Symbol	Parameter	Condition	MIN	MAX	Unit		
CMOS/TTL DC Specifications							
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>DD</sub>	V		
V <sub>IL</sub>	Low-level input voltage		GND	0.8	V		
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 3.6V; V <sub>DD</sub> = 3.6V	-10	+10	μΑ		
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = 0V; V <sub>DD</sub> = 3.6V	-10	+10	μΑ		
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18mA		-1.5	V		
I <sub>CS</sub>	Cold Spare Leakage current	V <sub>IN</sub> = 3.6V; V <sub>DD</sub> = V <sub>SS</sub>	-20	+20	μΑ		
LVDS OUT	PUT DC Specifications (OUT+, OUT-)		'	'			
$V_{\text{OD}}^{5}$	Differential Output Voltage	$R_L = 100\Omega$ (See Figure 14)	250	400	mV		
$\Delta V_{OD}^5$	Change in VOD between complimentary output states	$R_L$ = 100Ω (See Figure 14)		35	mV		
V <sub>OS</sub> <sup>5</sup>	Offset Voltage	$R_L = 100\Omega  \left( Vos = \frac{Voh + Vol}{2} \right)$	1.120	1.410	V		
$\Delta V_{OS}^{5}$	Change in VOS between complimentary output states	$R_L = 100\Omega$		35	mV		
l <sub>OZ</sub> <sup>4</sup>	Output Three-State Current	PWR DWN = 0V V <sub>OUT</sub> = 0V or V <sub>DD</sub>	-10	+10	μА		
I <sub>CSOUT</sub>	Cold Spare Leakage Current	V <sub>IN</sub> =3.6V, V <sub>DD</sub> = V <sub>SS</sub>	-20	+20	μΑ		
I <sub>OS</sub> <sup>2,3</sup>	Output Short Circuit Current	V <sub>OUT</sub> + or V <sub>OUT</sub> - = 0V		5mA	mA		
Supply Cur	rent						
I <sub>CCL</sub> <sup>4</sup>	Transmitter supply current with loads	$R_L = 100\Omega$ all channels (figure 5) $C_L = 5pF$ , $f = 50MHz$		65.0	mA		
I <sub>CCZ</sub> <sup>4,6</sup>	Power down current	$\frac{D_{IN} = V_{SS}}{PWR DWN} = 0V, f = 0Hz$		60.0	μА		

- \* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.
- 1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground.
- 2. Output short circuit current (Ios) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, for a maximum duration of one second.
- 3. Guaranteed by characterization.
- 4. Devices are tested @ 3.6V only.
- 5. Clock outputs guaranteed by design.
- 6. Post 100Krad and 300Krad,  $I_{CCZ} = 200\mu A$ .



## **AC Switching Characteristics\***<sup>1</sup>

 $(V_{DD} = 3.0 \text{V to } 3.6 \text{V}; T_C = -55 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C});$  Unless otherwise noted,  $T_C$  is per the temperature ordered.

Symbol	Parameter		MIN	MAX	Unit
LLHT <sup>2</sup>	LVDS Low-to-High Transition Time (Figure 5)			1.5	ns
LHLT <sup>2</sup>	LVDS High-to-Low Transition Time (Figure 5)			1.5	ns
TPPos0 <sup>2</sup>	Transmitter Output Pulse Position for Bit 0 (Figure 13)		-0.18	0.270	ns
TPPos1 <sup>2</sup>	Transmitter Output Pulse Position for Bit 1(Figure 13)		1.72	2.17	ns
TPPos2 <sup>2</sup>	Transmitter Output Pulse Position for Bit 2 (Figure 13)	f=75MHz	3.63	4.08	ns
TPPos3 <sup>2</sup>	Transmitter Output Pulse Position for Bit 3 (Figure 13)	f=75MHz	5.53	5.98	ns
TPPos4 <sup>2</sup>	Transmitter Output Pulse Position for Bit 4 (Figure 13)	f=75MHz	7.44	7.89	ns
TPPos5 <sup>2</sup>	Transmitter Output Pulse Position for Bit 5 (Figure 13)	f=75MHz	9.34	9.79	ns
TPPos6 <sup>2</sup>	Transmitter Output Pulse Position for Bit 6 (Figure 13)	f=75MHz	11.25	11.70	ns
TCCS <sup>3</sup>	Channel to Channel skew (Figure 7)	f=75MHz		0.45	ns
TCIP	TxCLK IN Period (Figure 8)	f=75MHz	13.3	66.7	ns
TCIH <sup>4</sup>	TxCLK IN High Time (Figure 8)		0.35Tcip	0.65Tcip	ns
TCIL <sup>4</sup>	TxCLK IN Low Time (Figure 8)		0.35Tcip	0.65Tcip	ns
TSTC <sup>2</sup>	TxIN Setup to TxCLK IN (Figure 8)	15MHz	1.0 0.5		ns
THTC <sup>2</sup>	TxIN Hold to TxCLK IN (Figure 8)	75MHz 15MHz	0.7 0.5		ns
TCCD	TxCLK IN to TxCLK OUT Delay (Figure 9)	75MHz	0.5	2.5	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 10)			10	ms
TPDD	Transmitter Powerdown Delay (Figure 12)			100	ns

- \* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.
- 1. Recommend transition time for TXCLK In is 1.0 to 6.0 ns (figure 6).
- 2. Guaranteed by characterization.
- 3. Channel to channel skew is defined as the difference between TPPOS max limit and TPPOS minimum limit.
- 4. Guaranteed by design.







Figure 4: Test Pattern

# **AC Timing Diagrams**






Figure 5: UT54LVDS217 Output Load and Transition Times






Figure 6: UT54LVDS217 Input Clock Transition Time




Figure 7: UT54LVDS217 Channel-to-Channel Skew

- 1. Measurements at V<sub>DIFF</sub> = 0V
- 2. TCCS measured between earliest and latest LVDS edges.
- 3. TxCLK Differential Low-High Edge.






Figure 8: UT54LVDS217 Setup/Hold and High/Low Times




Figure 9: UT54LVDS217 Clock-to-Clock Out Delay






Figure 10: UT54LVDS217 Phase Lock Loop Set Time




Figure 11: UT54LVDS217 Parallel TTL Data Inputs Mapped to LVDS Outputs






Figure 12: Transmitter Powerdown Delay




Figure 13: LVDS Output Pulse Position Measurement







Figure 14: Driver  $V_{\text{OD}}$  and  $V_{\text{OS}}$  Test Circuit or Equivalent Circuit



# **Packaging**







Figure 15: 48-Lead Flatpack

- 1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V<sub>SS</sub>.
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Lead position and colanarity are not measured.
- 5. ID mark symbol is vendor option.
- 6. With solder, increase maximum by 0.003.




## **Ordering Information**



- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.





- 1. Lead finish (A,C or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.



## **Revision History**

Date	Revision #	Author	Change Description	Page #
10/11	1.0.0	MM	Last official release	
9/7/15	1.0.1	ММ	Added package weight. Applied new Data Sheet template to the document.	1
8/16/21	1.0.2	ВМ	Added HBM ESD Rating: AMR Table, p.4	
9/22/21	1.0.3	вм	SEL Limit sign, p.1, 4; Typo, p.6	1,4,6

## **Datasheet Definitions**

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.