

TRONT GRADE DATASHEET UT54LVDS031LV/E

Low Voltage Quad Driver

9/22/2021 Version #: 1.0.3



Features

- >400.0 Mbps (200 MHz) switching rates
- ±340mV nominal differential signaling
- · 3.3 V power supply
- · TTL compatible inputs
- · Cold sparing all pins
- Ultra low power CMOS technology
- · 1.5ns maximum, propagation delay
- · 310ps maximum, differential skew
- · Operational environment; total dose irradiation testing to MIL- STD-883 Method 1019
 - Total dose: 300 krad(Si) and 1Mrad(Si)
 - Latchup immune (LET ≤100 MeV-cm²/mg)
- · Packaging options:
 - 16-lead flatpack (0.7 grams)
- · Standard Microcircuit Drawing 5962-98651
 - QML Q and V compliant part
- · Compatible with ANSI/TIA/EIA-644 Standard

Introduction

The UT54LVDS031LV Quad Driver is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400.0 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The UT54LVDS031LV accepts low voltage TTL input levels and translates them to low voltage (340mV) differential output signals. In addition, the driver supports a three-state function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state.

The UT54LVDS031LV and companion quad line receiver UT54LVDS032LV provide new alternatives to high power pseudo-ECL devices for high speed point-to-point interface applications.

All pins have Cold Spare buffers. These buffers will be high impedance when V_{DD} is tied to .






Figure 1. UT54LVDS031LV Quad Driver Block Diagram




Figure 2. UT54LVDS031LV Pinout



Truth Table

Enables		Input	Out	put
EN	EN	D _{IN}	D _{OUT+}	D _{OUT} -
L	Н	Х	Z	Z
All other combinations of ENABLE inputs		L	L	н
		Н	н	L

Pin Description

Pin No.	Name	Description
1, 7, 9, 15	D _{IN}	Driver input pin, TTL/CMOS compatible
2, 6, 10, 14	D _{OUT+}	Non-inverting driver output pin, LVDS levels
3, 5, 11, 13	D _{OUT-}	Inverting driver output pin, LVDS levels
4	EN	Active high enable pin, OR-ed with EN
12	ĒN	Active low enable pin, OR-ed with EN
16	V _{DD}	Power supply pin, +3.3V ± 0.3V
8	V _{SS}	Ground pin

Applications Information

The UT54LVDS031LV driver's intended use is primarily in an uncomplicated point-to-point configuration as is shown in Figure 3. This configuration provides a clean signaling environment for quick edge rates of the drivers. The receiver is connected to the driver through a balanced media such as a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100Ω should be selected to match the media and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into voltages that are detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities, as well as ground shifting, noise margin limits, and total termination loading must be taken into account.






Figure 3. Point-to-Point Application

The UT54LVDS031LV differential line driver is a balanced current source design. A current mode driver, has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The current mode **requires** (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 3. AC or unterminated configurations are not allowed. The 3.4mA loop current will develop a differential voltage of 340mV across the 100Ω termination resistor which the receiver detects with a 240mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340mV - 100mV = 240mV)). The signal is centered around +1.2V (Driver Offset, V_{OS}) with respect to ground as shown in Figure 4.

Note:

1. The steady-state voltage () peak-to-peak swing is twice the differential voltage (VoD) and is typically 680mV.




Figure 4. Driver Output Levels

Note:

1. The footprint of the UT54LVDS031LV is the same as the industry standard Quad Differential (RS-422) Driver.



The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most cases between 20 MHz - 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL design. LVDS requires 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The Three-State function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

Operational Environment

Parameter	Limit	Units
Total Ionizing Dose (TID)	1.0E6	rad(Si)
Single Event Latchup (SEL)	≤100	MeV-cm ² /mg
Neutron Fluence ¹	1.0E13	n/cm ²

Note:

1. Guaranteed but not tested.

Absolute Maximum Ratings ¹

(Referenced to V_{SS})

Symbol	Parameter	Limits
V _{DD}	DC supply voltage	-0.3 to 4.0V
	LVDS I/O during operation	-0.3V to 3.9V
V _{I/O}	LVTTL I/O during operation	-0.3 to (V _{DD} + 0.3V)
	All I/O during cold spare (V _{DD} =)	-0.3 to 4.3V
ESD _{HBM}	HBM ESD Rating ²	1000V
T _{STG}	Storage temperature	-65 to +150°C
P _D	Maximum power dissipation	1.25 W
T _J	Maximum junction temperature ³	+150°C
Θ _{JC}	Thermal resistance, junction-to-case ⁴	10°C /W
Iı	DC input current	±10mA



Notes:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and
 functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this
 specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
 and performance.
- 2. HBM ESD Rating: The lesser of SMD 5962-98651 Device Types 02, 04: 1100V; and 03, 05: 1000V.
- 3. Maximum junction temperature may be increased to +175°C during burn-in and life test.
- 4. Test per MIL-STD-883, Method 1012.

Recommended Operating Conditions

Symbol	Parameter	Limits
V _{DD}	Positive supply voltage	3.0 to 3.6V
T _C	Case temperature range	-55 to +125°C
V _{IN}	DC input voltage	OV to V _{DD}

DC Electrical Characteristics *1,2

$(V_{DD} = 3.3V \pm 0.3V; -55^{\circ}C < T_{C} < +125^{\circ}C);$ Unless otherwise noted, T_{C} is per the temperature range ordered

Symbol	Parameter	Condition	MIN	MAX	Unit
V _{IH}	High-level input voltage	(TTL)	2.0	V _{DD}	V
V _{IL}	Low-level input voltage	(TTL)		0.8	V
V _{OL}	Low-level output voltage	R _L = 100Ω	0.925		V
V _{OH}	High-level output voltage	R _L = 100Ω		1.650	V
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 3.6V$	-10	+10	μΑ
I _{CS}	Cold Spare Leakage Current	V _{IN} =3.6V, V _{DD} =	-20	+20	μΑ
V _{OD} ¹	Differential Output Voltage	$R_L = 100\Omega$ (figure 5)	250	400	mV
ΔV _{OD} ¹	Change in Magnitude of V _{OD} for Complementary Output States	$R_L = 100\Omega$ (figure 5)		35	mV
V _{OS}	Offset Voltage	$R_L = 100\Omega$,) $\left(\frac{V_{OH} + V_{IN}}{2}\right)$	1.125	1.450	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complementary Output States	$R_L = 100\Omega$ (figure 5)		25	mV
V _{CL} ³	Input clamp voltage	I _{CL} = +18mA	-1.5		V



Symbol	Parameter	Condition	MIN	MAX	Unit
los ^{2, 3}	Output Short Circuit Current	$V_{IN} = V_{DD}$, V_{OUT} + = 0V or V_{IN} = GND, V_{OUT} - = 0V		9.0	mA
I _{OZ} ³	Output Three-State Current	EN = 0.8V and EN = 2.0 V, V _{OUT} = 0V or V _{DD} , V _{DD} = 3.6V	-10	+10	μΑ
I _{CCL} ³	Loaded supply current, drivers enabled	$R_L = 100\Omega$ all channels $V_{IN} = V_{DD}$ or (all inputs)		18.0	mA
I _{CCZ} ³	Loaded supply current, drivers disabled	$D_{IN} = V_{DD} \text{ or}$ $EN = \overline{EN} = V_{DD}$		3.0	mA

- 1. * For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL- STD-883 Method 1019, Condition A up to the maximum TID level procured.
- 2. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except differential voltages.
- 3. Output short circuit current (Ios) is specified as magnitude only, minus sign indicates direction only.
- 4. Guaranteed by characterization.




Figure 5. Driver V_{OD} and V_{OS} Test Circuit or Equivalent Circuit



AC Switching Characteristics *1, 2, 3

 $(V_{DD} = +3.3V \pm 0.3V, T_C = -55 \degree C \text{ to } +125 \degree C)$; Unless otherwise noted, T_C is per the temperature range ordered

Symbol	Parameter	MIN	MAX	MIN	MAX	Unit
		UT54LV	DS031LV	UT54LVD	S031LVE	
t _{PHLD}	Differential Propagation Delay High to Low (figures 6 and 7)	0.3	3V.0	0.8	1.5	ns
t _{PLHD}	Differential Propagation Delay Low to High (figures 6 and 7)	0.3	3.0	0.8	1.5	ns
t _{SKD}	Differential Skew (t _{PHLD} - t _{PHLD}) (figures 6 and 7)	0	400	0	310	ps
t _{SK1}	Channel-to-Channel Skew 1 (figures 6 and 7)	0	500	0	280	ps
t _{SK2}	Chip-to-Chip Skew 5 (figure 6 and 7)		2.7		0.7	ns
t _{TLH} ⁴	Rise Time (figures 6 and 7)		1.5		0.6	ns
t _{THL} ⁴	Fall Time (figures 6 and 7)		1.5		0.6	ns
t _{PHZ}	Disable Time High to Z (figures 8 and 9)		5.0		2.8	ns
t _{PLZ}	Disable Time Low to Z (figures 8 and 9)		5.0		2.8	ns
t _{PZH}	Enable Time Z to High (figures 8 and 9)		7.0		2.5	ns
t _{PZL}	Enable Time Z to Low (figures 8 and 9)		7.0		2.5	ns

- * For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
- 1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
- 2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Zo = 50\Omega$, $Zo = 50\Omega$, and Zo = 1 ms.
- 3. CL includes probe and jig capacitance.
- 4. Guaranteed by characterization
- 5. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.




Figure 6. Driver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit




Figure 7. Driver Propagation Delay and Transition Time Waveforms




Figure 8. Driver Three-State Delay Test Circuit or Equivalent Circuit






Figure 9. Driver Three-State Delay Waveform



Packaging





Figure 8. 16-pin Ceramic Flatpack

- 1. All exposed metal areas must be gold plated over electrically plated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V_{SS}.
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimensions symbology is in accordance with MIL-PRF-1835.
- 5. Lead position and coplanarity are not measured.






- 1. Lead finish (A, C, or X) must be specified.
- 2. If and "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype Flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range Flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C room temp, and +125°C. Radiation neither tested nor guaranteed.



Ordering Information



- 1. Lead finish (A, C, or X) must be specified.
- 2. If "X" is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.



Revision History

Date	Revision #	Author	Change Description	Page #
11-13		MM	Last official release	
9-17-15		ММ	Added package weight. Applied new Frontgrade Data Sheet template to the document.	p. 1
10-17		ВМ	Absolute Maximum Ratings table. Edit V _{DD} and VIO	p. 5
8-16-21		вм	Added HBM ESD Rating: AMR Table	p. 5

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.