## **FRONTGRADE DATASHEET** UT54LVDM328

Octal 400 Mbps Bus LVDS Repeater

9/22/2021 Version #: 1.0.3

9/22/2021

#### **Features**

- 400.0 Mbps low jitter fully differential data path
- 200MHz clock channel
- 3.3 V power supply
- 10mA LVDS output drivers
- Cold sparing all pins
- Fast propagation delay of 3.5ns max
- Receiver input threshold < ± 100 mV
- Operational Environment; total dose irradiation testing to MIL- STD-883 Method 1019
  - Total dose: 300 krad(Si) and 1 Mrad(Si)
  - Latchup immune (LET ≤100 MeV-cm<sup>2</sup>/mg)
- Packaging options:
  - 48-lead flatpack (1.4 grams)
- Standard Microcircuit Drawing 5962-01536
  - QML Q and V compliant part
- Compatible with TIA/EIA-899

#### Introduction

The UT54LVDM328 is an Octal Bus Repeater utilizing Low Voltage Differential Signaling (LVDS) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. LVDS I/O enable high speed data transmission for point-to point or multi-drop interconnects. This device can be used as a high speed differential repeater.

The UT54LVDM328 is a repeater designed specifically for the bridging of multiple backplanes in a system. The UT54LVDM328 utilizes low voltage differential signaling to deliver high speed while consuming minimal power with reduced EMI. The UT54LVDM328 repeats signals between backplanes and accepts or drives signals onto the local bus.

The individual LVDS outputs can be put into Tri-State by use of the enable pins.

All pins have Cold Spare buffers. These buffers will be high impedance when  $V_{DD}$  is tied to  $V_{SS}$ .

Version #: 1.0.3

9/22/2021




Figure 1a. UT54LVDM328 Repeater Block Diagram (Partial - see Page 2 for complete diagram)

Version #: 1.0.3

Octal 400 Mbps Bus LVDS Repeater

9/22/2021




Figure 1b. UT54LVDM328 Repeater Diagram

Version #: 1.0.3

Octal 400 Mbps Bus LVDS Repeater

9/22/2021

IN1+	1		48	OUT1+
IN1-	2		47	OUT1-
IN2+	3		46	OUT2+
IN2-	4		45	OUT2-
VDD	5		44	VDD
VSS	6		43	VSS
IN3+	7		42	OUT3+
IN3-	8		41	OUT3-
IN4+	9		40	OUT4+
IN4-	10		39	OUT4-
ENCK	11		38	VDD
CLK In+	12		37	CLK OUT
CLK In-	13		36	CLK OUT
END	14		35	
IN5+	15	UT54LVDM328	34	OUT5+
IN5-	16	Bus Repeater	33	OUT5-
IN6+	17		32	OUT6+
IN6-	18		31	OUT6-
VDD	19		30	VDD
VSS	20		29	VSS
IN7+	21		28	OUT7+
IN7-	22		27	OUT7-
IN8+	23		26	OUT8+
IN8-	24		25	OUT8-

Figure 2. UT54LVDM328 Pinout

## **Pin Description**

Name	# of Pins	Description
INn+	8	Non-inverting LVDS input
INn-	8	Inverting LVDS input
OUTn+	8	Non-inverting LVDS output
OUTn-	8	Inverting LVDS Output
END	1	A logic low on the enable puts the LVDS data output into Tri-State and reduces the supply current
ENCK	1	A logic low on the enable puts the LVDS clock output into Tri-State and reduces the supply current
V <sub>SS</sub>	5	Ground

Version #: 1.0.3

9/22/2021

Name	# of Pins	Description
V <sub>DD</sub>	5	Power supply
CLK IN+	1	Non-Inverting Clock LVDS Input
CLK IN-	1	Inverting clock LVDS Input
CLK OUT+	1	Non-Inverting Clock LVDS Output
CLK OUT-	1	Inverting Clock LVDS Output

### **Applications Information**

The UT54LVDM328 provides the basic bus repeater function. The device operates as a 9 channel LVDS buffer. Repeating the signal restores the LVDS amplitude, allowing it to drive another media segment. This allows for isolation of segments or long distance applications.

The intended application of these devices and signaling technique is for both point-to-point baseband (single termination) and multipoint (double termination) data transmissions over controlled impedance media. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

#### **Input Fail-Safe**

The UT54LVDM328 also supports OPEN, shorted and terminated input fail-safe. Receiver output will be HIGH for all fail-safe conditions.

## **PCB layout and Power System Bypass**

Circuit board layout and stack-up for the UT54LVDM328 should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range  $0.01\mu$ F to  $0.1\mu$  F. Tantalum capacitors may be in the range of  $2.2\mu$ F to  $10\mu$ F. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the UT54LVDM328, as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance and extends the effective frequency range of the bypass components.

9/22/2021

Version #: 1.0.3

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation, as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity in signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

## **Compatibility with LVDS standard**

In backplane multidrop configurations, with closely spaced loads, the effective differential impedance of the line is reduced. If the mainline has been designed for  $50\Omega$  differential impedance, the loading effects may reduce this to the  $35\Omega$  range depending upon spacing and capacitance load. Terminating the line with a  $35\Omega$  load is a better match than with  $50\Omega$  and reflections are reduced.

## **Operational Environment**

Parameter	Limit	Units
Total Ionizing Dose (TID)	1.0E6	rad(Si)
Single Event Latchup (SEL)	≤100	MeV-cm <sup>2</sup> /mg
Neutron Fluence1	1.0E13	n/cm <sup>2</sup>

#### Notes:

1. Guaranteed but not tested.

## Absolute Maximum Ratings<sup>1</sup> (Referenced to V<sub>ss</sub>)

Symbol	Parameter	Limits
V <sub>DD</sub>	DC supply voltage	-0.3 to 4.0V
V <sub>I/O</sub>	Voltage on any pin	-0.3 to (V <sub>DD</sub> + 0.3V)
ESD <sub>HBM</sub>	HBM ESD Rating	1250V
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation permitted @ $T_c$ = +125°C	1.667 W
Tj	Maximum junction temperature <sup>2</sup>	+150°C
θ <sub>JC</sub>	Thermal resistance, junction-to-case <sup>3</sup>	15°C/W
h	DC input current	±10mA

9/22/2021

#### Notes:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2. Maximum junction temperature may be increased to +175°C during burn-in and life test.
- 3. Test per MIL-STD-883, Method 1012.
- 4. For cold spare mode ( $V_{DD} = V_{SS}$ ),  $V_{I/O}$  may be -0.3V to the maximum recommended operating  $V_{DD} + 0.3V$ .
- 5. Per MIL-STD-883, Method 1012.1, Section 3.4.1,  $P_D = (T_J(max) T_C(max) / \Theta JC.$

## **Recommended Operating Conditions**

Symbol	Parameter	Limit
V <sub>DD</sub>	Positive Supply voltage	3.0 to 3.6V
Tc	Case temperature range	-55 to +125°C
V	DC input voltage, receiver inputs	0 to 2.4V
V <sub>IN</sub>	DC input voltage, logic inputs	$0V$ to $V_{DD}$ for END or ENCK

#### DC Electrical Characteristics<sup>\*1</sup>

## $(V_{DD} = 3.3V \pm 0.3V; -55^{\circ}C < T_{C} < +125^{\circ}C);$ Unless otherwise noted, $T_{C}$ is per the temperature range ordered.

Symbol	Parameter	Condition	MIN	MAX	Unit
	CMOS/TTL DC Sp	ecifications (EN)			
VIH	High-level input voltage		2.0	V <sub>DD</sub>	V
VIL	Low-level input voltage		GND	0.8	V
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 3.6V; V <sub>DD</sub> = 3.6V	-10	+10	μA
IIL	Low-level input current	V <sub>IN</sub> =0V; V <sub>DD</sub> = 3.6V	-10	+10	μA
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18mA		-1.5	V
I <sub>CS</sub>	Cold Spare Leakage current	V <sub>IN</sub> = 3.6V; V <sub>DD</sub> = V <sub>SS</sub>	-20	+20	μA
	LVDS Output DC Specif	fications (OUT+, OUT-)			
V <sub>OD</sub>	Differential Output Voltage	$R_L$ = 35 $\Omega$ (see Figure 9)	250	450	mV
ΔV <sub>OD</sub>	Change in VOD between complimentary output states	$R_L$ = 35 $\Omega$ (see Figure 9)		35	mV
Vos	Offset Voltage		1.055	1.550	V
ΔV <sub>os</sub>	Change in VOS between complimentary output states	$R_{L}=35\Omega V_{OS}=\left(\frac{V_{OH}+V_{OL}}{2}\right)$		35	mV
I <sub>OZ</sub>	Output Tri-State Current	Tri-State output, V <sub>DD</sub> =3.6V V <sub>OUT</sub> =V <sub>DD</sub> or GND		±10	μΑ
I <sub>CSOUT</sub>	Cold Sparing Leakage Current	V <sub>OUT</sub> =3.6V, V <sub>DD</sub> =V <sub>SS</sub>	-20	+20	μΑ

Version #: 1.0.3

10	- •	00	Repeater
			9/22/2021

Symbol	Parameter	Condition	MIN	MAX	Unit	
I <sub>OS</sub> <sup>2,3</sup>	Output Short Circuit Current	V <sub>OUT</sub> + OR V <sub>OUT</sub> - = 0 V		-25	mA	
	LVDS RECE DC Spec	ifications (IN+, IN-)				
V <sub>TH</sub> <sup>3</sup>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V		+100	mV	
V <sub>TL</sub> <sup>3</sup>	Differential Input Low Threshold	V <sub>CM</sub> = +1.2V	-100		mV	
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> =210mV	0.2	2.00	v	
		V <sub>IN</sub> = +2.4V, V <sub>DD</sub> = 3.6V	-10	+10	μΑ	
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V, V <sub>DD</sub> = 3.6V	-10	+10	μΑ	
I <sub>CSIN</sub>	Cold Spare Leakage Current	$V_{IN} = 3.6V, V_{DD} = V_{SS}$	-20	+20	μΑ	
Supply Current						
I <sub>CCL</sub>	Total Supply Current	R <sub>L</sub> = 35Ω END, ENCK= V <sub>DD</sub> , V <sub>DD</sub> = 3.6V		220	mA	
ICCZ	Tri-State Supply Current	END, ENCK = $V_{SS}$ , $V_{DD}$ = 3.6V		20	mA	

#### Notes:

 \* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

2. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground.

3. Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time do not exceed maximum junction temperature specification.

4. Guaranteed by characterization.

### AC Switching Characteristics \*

## (V<sub>DD</sub> =+3.3V $\pm$ 0.3V; TA = -55 °C to +125 °C); Unless otherwise noted, T<sub>C</sub> is per the temperature range ordered.

Symbol	Parameter	Conditions	MIN	MAX	Unit
t <sub>PHZ</sub> <sup>2</sup>	Disable Time (Active to Tri-State) High to Z (Figure 7)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		4.5	ns
t <sub>PLZ</sub> <sup>2</sup>	Disable Time (Active to Tri-State) Low to Z (Figure 7)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		4.5	ns
t <sub>PZH</sub> <sup>2</sup>	Enable Time (Tri-State to Active) Z to High (Figure 57)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		11.0	ns
t <sub>lpzl</sub> <sup>2</sup>	Enable Time (Tri-State to Active) Z to Low (Figure 7)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		11.0	ns
t <sub>lht</sub> 1	Output Low-to-High Transition Time, 20% to 80% (Figure 4 & 5)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		600	ps
t <sub>HLT</sub> 1	Output High-to-Low Transition Time, 80% to 20% (Figure 4 & 5)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		600	ps
tplhd	Propagation Low to High Delay (Figure 4 & 6)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		3.5	ns
t <sub>PHLD</sub>	Propagation High to Low Delay (Figure 4 & 6)	R <sub>L</sub> =35Ω, C <sub>L</sub> =10pF		3.5	ns


9/22/2021

Version #: 1.0.3


Symbol	Parameter	Conditions	MIN	MAX	Unit
T <sub>SKEW</sub>	Differential Skew $T_{PHLD}$ - $T_{PLHD}$ (Figure 4 & 6)			900	ps
T <sub>CCS</sub>	Output Channel-to-Channel Skew (Figure 4 & 6)			500	ps

#### Notes:

- 1. \* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization.









Version #: 1.0.3

Octal 400 Mbps Bus LVDS Repeater

9/22/2021




Figure 6. Propagation Delay Low-to-High and High-to-Low





Figure 7. Output active to TRI-STATE and TRI-STATE to active

Version #: 1.0.3

Octal 400 Mbps Bus LVDS Repeater

9/22/2021








Figure 9. Driver VOD and VOS Test Circuit or Equivalent Circuit

Version #: 1.0.3

Octal 400 Mbps Bus LVDS Repeater

9/22/2021

### Packaging




Figure 10. 48-pin Flatpack


Octal 400 Mbps Bus LVDS Repeater

9/22/2021

#### Notes:

- 1. All exposed metallized areas are gold plated over electrically nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to  $V_{SS}$ .
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimension symbology is in accordance with MIL-PRF-38535.
- 5. Lead position and coplanarity are not measured.
- 6. ID mark symbol is vendor option: no alphanumerics.

#### **Ordering Information**




#### Notes:

- 1. Lead finish (A, C, X) must be specified.
- 2. If and "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) (gold or "C" (gold).
- 3. Prototype flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

Version #: 1.0.3

9/22/2021

#### **Ordering Information**



#### Notes:

- 1. Lead finish must be specified.
- 2. If "X" is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

## **Revision History**

Date	Revision #	Author	Change Description	Page #
1.0.0	11-13	MM	Last official release	
1.0.1	9-17-15	ММ	Added package weight. Applied new Frontgrade Data Sheet template to the document.	p. 1
1.0.2	8-16-21	BM	Added HBM ESD Rating: AMR Table	р. 5
1.0.3	9-22-21	BM	SEL Limit sign	p. 1, 5

9/22/2021

#### **Datasheet Definitions**

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

**Frontgrade Technologies Proprietary Information** Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.