



# FRONTGRADE

## DATASHEET

### UT54LVDM031LV

Low Voltage Bus-LVDS Quad Driver

9/22/2021

Version #: 1.0.3

## Features

- >400.0 Mbps (200 MHz) switching rates
- $\pm 340\text{mV}$  nominal differential signaling
- 3.3 V power supply
- TTL compatible inputs
- 10mA output drivers
- Cold sparing all pins
- Ultra low power CMOS technology
- 3.0ns maximum, propagation delay
- 0.4ns maximum, differential skew
- Operational environment; total dose irradiation testing to MIL-STD-883 Method 1019
  - Total-dose: 300 krad(Si)
  - Latchup immune ( $\text{LET} \leq 100 \text{ MeV-cm}^2/\text{mg}$ )
- Packaging options:
  - 16-lead flatpack (0.7 grams)
- Standard Microcircuit Drawing 5962-06201
  - QML Q and V compliant part

## Introduction

The UT54LVDM031LV Quad Bus-LVDS Driver is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400.0 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The UT54LVDM031LV accepts low voltage TTL input levels and translates them to low voltage (340mV) differential output signals. In addition, the driver supports a three-state function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state.

The UT54LVDM031LV and companion quad line receiver UT54LVDS032LV provide new alternatives to high power pseudo-ECL devices for high speed point-to-point interface applications.

All pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to  $V_{SS}$ .




Figure 1. UT54LVDM031LV Bus-LVDS Quad Driver Block Diagram




Figure 2. UT54LVDM031LV Pinout

## Truth Table

Enables		Input	Output	
EN	$\overline{\text{EN}}$	D <sub>IN</sub>	D <sub>OUT+</sub>	D <sub>OUT-</sub>
L	H	X	Z	Z
All other combinations of ENABLE inputs		L	L	H
		H	H	L

## Pin Description

Pin No.	Name	Description
1, 7, 9, 15	D <sub>IN</sub>	Driver input pin, TTL/CMOS compatible
2, 6, 10, 14	D <sub>OUT+</sub>	Non-inverting driver output pin, LVDS levels
3, 5, 11, 13	D <sub>OUT-</sub>	Inverting driver output pin, LVDS levels
4	EN	Active high enable pin, OR-ed with EN
12	$\overline{\text{EN}}$	Active low enable pin, OR-ed with EN
16	V <sub>DD</sub>	Power supply pin, +3.3V ± 0.3V
8	V <sub>SS</sub>	Ground pin

## Applications Information

The UT54LVDM031LV Bus-LVDS driver's intended use is for both point-to-point (single termination) and multipoint (double termination) data transmissions over controlled impedance media. The transmission media may be

printed-circuit board traces, backplanes, or cables. Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.




Figure 3. Point-to-Point Application

The UT54LVDM031LV differential line driver is a balanced current source design. A current mode driver, has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 3. AC or unterminated configurations are not allowed. The 10mA loop current will develop a differential voltage of 350mV across the 35Ω termination resistor which the receiver detects with a 250mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340mV - 100mV = 250mV)). The signal is centered around +1.2V (Driver Offset,  $V_{OS}$ ) with respect to ground as shown in Figure 4.

**Note:**

1. The steady-state voltage ( $V_{SS}$ ) peak-to-peak swing is twice the differential voltage ( $V_{OD}$ ) and is typically 700mV.




Figure 4. Bus-LVDS Driver Output

**Note:**

1. The footprint of the UT54LVDM031LV is the same as the industry standard Quad Differential (RS-422) Driver.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most cases between 20 MHz - 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL design. LVDS requires 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The Three-State function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

## Operational Environment

Parameter	Limit	Units
Total Ionizing Dose (TID)	3E5	rad(Si)
Single Event Latchup (SEL)	≤100	MeV-cm <sup>2</sup> /mg

## Absolute Maximum Ratings <sup>1</sup>

(Referenced to V<sub>SS</sub>)

Symbol	Parameter	Limits
V <sub>DD</sub>	DC supply voltage	-0.3 to 4.0V
V <sub>I/O</sub>	Voltage on any pin during operation	-0.3 to (V <sub>DD</sub> + 0.3V)
	Voltage on any pin during cold spare	-3 to 4.0V
ESD <sub>HBM</sub>	HBM ESD Rating	1000V
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation	1.25 W
T <sub>J</sub>	Maximum junction temperature <sup>2</sup>	+150°C
Θ <sub>JC</sub>	Thermal resistance, junction-to-case <sup>3</sup>	10°C/W
I <sub>I</sub>	DC input current	±10mA

### Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and life test.
3. Test per MIL-STD-883, Method 1012.

## Recommended Operating Conditions

Symbol	Parameter	Limits
V <sub>DD</sub>	Positive supply voltage	3.0 to 3.6V
T <sub>C</sub>	Case temperature range	-55 to +125°C
V <sub>IN</sub>	DC input voltage	0 to V <sub>DD</sub>


## DC Electrical Characteristics 1, 2

(V<sub>DD</sub> = 3.3V ± 0.3V; -55°C < T<sub>C</sub> < +125°C)

Symbol	Parameter	Condition	MIN	MAX	Unit
V <sub>IH</sub>	High-level input voltage	(TTL)	2.0	V <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage	(TTL)	V <sub>SS</sub>	0.8	V
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> = 35Ω	0.855		V
V <sub>OH</sub>	High-level output voltage	R <sub>L</sub> = 35 Ω		1.750	V
I <sub>IN</sub>	Input leakage current	V <sub>IN</sub> = V <sub>DD</sub> or GND, V <sub>DD</sub> = 3.6V	-10	+10	μA
I <sub>CS</sub>	Cold Spare Leakage Current	V <sub>IN</sub> =3.6V, V <sub>DD</sub> =V <sub>SS</sub>	-20	+20	μA
V <sub>OD</sub> <sup>1</sup>	Differential Output Voltage	R <sub>L</sub> = 35Ω (figure 5)	250	400	mV
ΔV <sub>OD</sub> <sup>1</sup>	Change in Magnitude of VOD for Complementary Output States	R <sub>L</sub> = 35Ω (figure 5)		35	mV
V <sub>OS</sub>	Offset Voltage	R <sub>L</sub> = 35Ω, V <sub>OS</sub> =	1.055	1.550	V
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complementary Output States	R <sub>L</sub> = 35Ω (figure 5) $\left(\frac{V_{OH} + V_{IN}}{2}\right)$		35	mV
V <sub>CL</sub> <sup>3</sup>	Input clamp voltage	ICL = +18mA		-1.5	V
I <sub>OS</sub> <sup>2, 3</sup>	Output Short Circuit Current	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>OUT+</sub> = 0V or V <sub>IN</sub> = GND, V <sub>OUT-</sub> = 0V		45	mA
I <sub>OZ</sub> <sup>3</sup>	Output Three-State Current	EN = 0.8V and $\overline{EN}$ = 2.0 V, V <sub>OUT</sub> = 0V or V <sub>DD</sub> , V <sub>DD</sub> = 3.6V	-10	+10	μA
I <sub>CCL</sub>	Loaded supply current, drivers enabled	R <sub>L</sub> = 35Ω all channels V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> (all inputs)		60.0	mA
I <sub>CCZ</sub> <sup>3</sup>	Loaded supply current, drivers disabled	D <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> EN = V <sub>SS</sub> , $\overline{EN}$ = V <sub>DD</sub>		6.0	mA

**Notes:**

1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except differential voltages.
2. Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.
3. Guaranteed by characterization.


Figure 5. Driver VOD and V<sub>OS</sub> Test Circuit or Equivalent Circuit

## AC Switching Characteristics 1, 2, 3

(V<sub>DD</sub> = +3.3V ± 0.3V, T<sub>A</sub> = -55°C to +125°C)

Symbol	Parameter	MIN	MAX	Unit
t <sub>PHLD</sub> <sup>6</sup>	Differential Propagation Delay High to Low (figures 6 and 7)	0.5	1.8	ns
t <sub>PLHD</sub> <sup>6</sup>	Differential Propagation Delay Low to High (figures 6 and 7)	0.5	1.8	ns
t <sub>SKD</sub>	Differential Skew (t <sub>PHLD</sub> - t <sub>PLHD</sub> ) (figures 6 and 7)	0	0.4	ns
t <sub>SK1</sub>	Channel-to-Channel Skew1 (figures 6 and 7)	0	0.5	ns
t <sub>SK2</sub> <sup>5</sup>	Chip-to-Chip Skew (figure 6 and 7)		1.3	ns
t <sub>TLH</sub> <sup>4</sup>	Rise Time (figures 6 and 7)		1.5	ns
t <sub>THL</sub> <sup>4</sup>	Fall Time (figures 6 and 7)		1.5	ns
t <sub>PHZ</sub>	Disable Time High to Z (figures 8 and 9)		5.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z (figures 8 and 9)		5.0	ns
t <sub>PZH</sub>	Enable Time Z to High (figures 8 and 9)		7.0	ns
t <sub>PZL</sub>	Enable Time Z to Low (figures 8 and 9)		7.0	ns



**Notes:**

1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
2. Generator waveform for all tests unless otherwise specified:  $f = 1 \text{ MHz}$ ,  $Z_0 = 50$ ,  $t_r \leq 1\text{ns}$ , and  $t_f \leq 1\text{ns}$ .
3. CL includes probe and jig capacitance.
4. Guaranteed by characterization
5. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
6. May be tested at higher load capacitance and the limit interpolated from characterization data to guarantee this parameter.




Figure 6. Driver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit




Figure 7. Driver Propagation Delay and Transition Time Waveforms




Figure 8. Driver Three-State Delay Test Circuit or Equivalent Circuit




Figure 9. Driver Three-State Delay Waveform

## Packaging





Figure 10. 16-pin Ceramic Flatpack

### Notes:

1. All exposed metalized areas must be gold plated over electrically plated nickel per MIL-PRF-38535.
2. The lid is electrically connected to  $V_{SS}$ .
3. Lead finishes are in accordance with MIL-PRF-38535.
4. Dimensions symbology is in accordance with MIL-STD-1835.
5. Lead position and coplanarity are not measure.

## Ordering Information

### Frontgrade Part Numbering Ordering Information



#### Notes:

1. Lead finish (A, C, F, or X) must be specified.
2. If and "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype Flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY Radiation neither tested nor guaranteed.
4. HiRel Temperature Range Flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C room temp, and 125°C. Radiation neither tested nor guaranteed.

## Ordering Information

## SMD Part Number Ordering Information

The diagram illustrates the hierarchical breakdown of the part number **5962-06201-01** into its constituent fields:

- 5962**: Federal Stock Class Designator (No Options)
- 06201**: Drawing Number
- 01**: Device Type (LVDS Driver 100K, Rad(Si) 300K Rad(Si))
- \***: Class Designator (QML Class Q)
- \***: Case Outline (16-Lead-Flatpack (dual-in-line))
- \***: Lead Finish (Hot Solder Dipped)
- \***: Total Dose (1E5 rad(Si))
- \***: Total Dose (3E5 rad(Si))

**Notes:**

1. Lead finish (A, C, or X) must be specified.
2. If "X" is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

## Revision History

Date	Revision #	Author	Change Description	Page #
9-12	1.0.0	MM	Last official release	
9-17-15	1.0.1	MM	Added package weight. Applied new Frontgrade Data Sheet template to the document.	p. 1
8-16-21	1.0.2	BM	Added HBM ESD Rating: AMR Table	p. 5
9-22-21	1.0.3	BM	Added Operational Environmental Table, SEL Limit sign,	p. 1, 4

## Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

**Frontgrade Technologies Proprietary Information** Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.