

FRONT GRADE DATASHEET

UT54ACS164E/UT54ACTS164E

8-Bit Shift Registers

1/15/2018 Version #: 1.0



Features

- AND-gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- · Direct clear
- 0.6µm CRH CMOS Process
 - > Latchup immune
- · High speed
- · Low power consumption
- Wide operating power supply from 3.0V to 5.5V
- · Available QML Q or V processes
- 14-lead flatpack
- UT54ACS164E SMD 5962-96556
- UT54ACT164E SMD 5962-96557

Description

The UT54ACS164E and the UT54ACTS164E are 8-bit shift registers which feature AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either input inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high-level at both serial inputs sets the first flip-flop to the high level at the next clock pulse. Data at the serial inputs may be changed while the clock is high or low, providing the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input.

The devices are characterized over the full HiRel temperature range of -55°C to +125°C.

Pinout




Figure 1: 14-Lead Flatpack
Top View




Function Table

Inputs			0	utputs		
CLR	CLK	Α	В	QA	QB	QH
L	x	Х	Х	L	L	 L
Н	L	Х	Х	Q _{A0}	Q _{B0}	 Q _{но}
Н	↑	Н	Н	Н	Q _{An}	 Q_{Gn}
Н	↑	L	Х	L	Q _{An}	 Q_{Gn}
Н	↑	Х	L	L	Q _{An}	 Q_{Gn}

Notes:

- 1. QAO, QBO, QHO = the level of QA, QB or QH, respectively, before the indicated steady-state input conditions were established.
- 2. QAn and QGn = the level of QA or QG before the most recent transition of the clock; indicates a one-bit shift.

Logic Symbol




Note:

1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Logic Diagram



Operational Environment¹

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Device storage elements are immune to SEU affects.

Absolute Maximum Ratings

Symbol	Parameter	Limit	Units
V _{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
Tı	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Өлс	Thermal resistance junction to case	15.0	°C/W
I _I	DC input current	±10	mA
P _D	Maximum power dissipation	1	W

Note

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	°C

DC Electrical Characteristics for the UT54ACS164E⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Paramet	ter	Condition	VDD	MIN	MAX	Unit
M	Lave lavel in a veltage 1			3.0V		0.9	.,
V_{IL}	Low-level input voltage ¹			5.5V		1.65	V
V	High lovel input valtage1			3.0V	2.1		V
V _{IH}	High-level input voitage	High-level input voltage ¹		5.5V	3.85		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
I _{IN}	Input leakage current		$V_{IN} = V_{DD}$ or V_{SS}	5.5V	-1	1	μΑ
M	Low lovel output voltage3			3.0V		0.25	V
V_{OL}	Low-level output voltage ³		I _{OL} = 100μA	4.5V		0.25	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
M	High lovel output voltage3		I - 100A	3.0V	2.75		V
V _{OH}	High-level output voltage ³		Ι _{ΟΗ} = -100μΑ	4.5V	4.25		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	Chart singuit autout augus	. 2 4	\ \ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	3.0V	-100	100	0
los	Short-circuit output curren	L ² ,-	$V_0 = V_{DD}$ and V_{SS}	5.5V	-200	200	mA
	Low level output current ⁹		$V_{IN} = V_{DD}$ or V_{SS}	3.0V	6		mA
I _{OL}	Low level output currents	V _{OL} = 0.4V	V _{OL} = 0.4V	5.5V	8		IIIA
	High level output current ⁹		$V_{IN} = V_{DD}$ or V_{SS}	3.0V		-6	mA
I _{OH}	nigii ievei output current	$V_{OH} = V_{DD}$ -0.4V	$V_{OH} = V_{DD}$ -0.4V	5.5V		-8	mA
D	Dower dissination?		C - F0×F	5.5V		1.9	mW/MHz
P _{total}	Power dissipation ^{2,8}		C _L = 50pF	3.0V		0.76	THIVV/IVIEZ
		Pre-Rad All Device Types		5.5V		10	
I _{DDQ} Quiescent Supply Curre	Quiescent Supply Current	Post-rad Device Type - 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$	5.5V		50	μΑ
		Post-Rad Device Type - 02		5.5V		130	
C _{IN}	Input capacitance ⁵		<i>f</i> = 1MHz	0V		15	pF
C _{OUT}	Output capacitance ⁵		<i>f</i> = 1MHz	0V		15	pF



Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, -0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8. Power dissipation specified per switching output.
- 9. This value is guaranteed based on characterization data, but not tested.

AC Electrical Characteristics for the UT54ACS164E²

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^1, -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter	Condition	VDD	Minimum	Maximum	Unit
		C 20=5	3.0V & 3.6V	4	21	
_	CLK to Qn	C _L = 30pF	4.5V & 5.5V	4	17	ns
t _{PHL1}	CLK to QII	C	3.0V & 3.6V	4	25	
		C _L = 50pF	4.5V & 5.5V	4	21	ns
		C 20=F	3.0V & 3.6V	2	18	
	CIVA	C _L = 30pF	4.5V & 5.5V	2	14	ns
t _{PLH1}	CLK to Qn	C	3.0V & 3.6V	2	22	
		C _L = 50pF	4.5V & 5.5V	2	18	ns
		C 20-F	3.0V & 3.6V	5	21	
		C _L = 30pF	4.5V & 5.5V	5	17	ns
t _{PHL2}	CLR to Qn	C 50×5	3.0V & 3.6V	5	25	
		C _L = 50pF	4.5V & 5.5V	5	21	ns
f _{MAX}	Maximum clock frequency	C _L = 50pF	3.0V, 4.5V, and 5.5V		83	MHz
t _{SU1}	Data setup time before CLK 个	C _L = 50pF	3.0V, 4.5V, and 5.5V	4		ns
t _{SU2}	CLR inactive Setup time before CLK ↑	C _L = 50pF	3.0V, 4.5V, and 5.5V	4		ns
t _H ³	Data hold time after CLK 个	C _L = 50pF	3.0V, 4.5V, and 5.5V	2		ns
t _w	Minimum pulse width CLR low CLK high CLK low	C _L = 50pF	3.0V, 4.5V, and 5.5V	6		ns



Notes:

- 1. Maximum allowable relative shift equals 50mV.
- 2. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 3. Based on characterization, hold time (tH) of Ons can be assumed if data setup time (tSU1) is ≥10ns. This is guaranteed, but not tested.

DC Electrical Characteristics for he UT54ACTS164E⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Para	ameter	Condition	VDD	MIN	MAX	Unit
V	Low lovel input	veltage1		3.0V		0.8	V
V _{IL}	Low-level input	voitage-	5.5V			0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V	High-level input	voltaga1		3.0V	2.0		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{IH}	High-level input	. voitage-		5.5V	2.75		V
I _{IN}	Input leakage cu	urrent	$V_{IN} = V_{DD}$ or V_{SS}	5.5V	-1	1	μΑ
V.	Low lovel outpu	ut violtage3	I _{OL} = 6mA	3.0V		0.4	V
V _{OL}	Low-level outpu	it voitages	I _{OL} = 8mA	4.5V		0.4	V
	High-level outp	ut waltaga3	I _{OL} = -6mA	3.0V	2.4		V V μΑ V
V _{OH}	High-level outpo	ut voitages	I _{OL} = -8mA	4.5V	3.15		V
	Short-circuit ou	tout ourrant? 4	\\ -\\ and\\	3.0V	-100	100	0
los	Snort-circuit of	tput current ^{2,4}	$V_0 = V_{DD}$ and V_{SS}	5.5V	-200	200	mA
loL	I am laval amban	± a±10	$V_{IN} = V_{DD}$ or V_{SS}	3.0V	6		^
	Low level outpu	t current ²⁰	V _{OL} = 0.4V	5.5V	8		mA
1	High level outpu	ıt a.urra.m±10	$V_{IN} = V_{DD}$ or V_{SS}	3.0V		-6	mA
I _{он}	High level outpo	it current.	$V_{OH} = V_{DD}-0.4V$	5.5V		-8	
D	Power dissipation	n 2 8 9	C - 50nF	5.5V		1.9	m) \
P _{total}	Power dissipation	אנים אינים	C _L = 50pF	3.0V		0.76	THW/WHZ
		Pre-Rad All Device Types				10	
I _{DDQ}	Quiescent Supply Current	Post-rad Device Type - 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$	5.5V		50	μΑ
	Current	Post-Rad Device Type - 02		5.5V		130	
ΔI _{DDQ}	Quiescent Supply Current Delta		For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or V_{SS}	5.5V		1.6	mA
C _{IN}	Input capacitan	ce ⁵	<i>f</i> = 1MHz	0V		15	pF
Соит	Output capacita	nce ⁵	f = 1MHz	0V		15	pF



Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, -0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density £5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8. Power does not include power contribution of any TTL output sink current
- 9. Power dissipation specified per switching output.
- 10. This value is guaranteed based on characterization data, but not tested.

AC Electrical Characteristics for the UT54ACTS164E²

 $(V_{DD} = 3.0 \text{V to } 5.5 \text{V}; V_{SS} = 0 \text{V}^{1}; -55 ^{\circ}\text{C} < T_{C} < +125 ^{\circ}\text{C})$

Symbol	Parameter	Condition	V_{DD}	Minimum	Maximum	Unit
		C 20F	3.0V & 3.6V	4	21	
	CIV to On	C _L = 30pF	4.5V & 5.5V	4	17	ns
t _{PHL1}	CLK to Qn	C	3.0V & 3.6V	4	25	
		C _L = 50pF	4.5V & 5.5V	4	21	ns
		C 20-F	3.0V & 3.6V	2	18	
	CI K to On	C _L = 30pF	4.5V & 5.5V	2	14	ns
t _{PLH1}	CLK to Qn	C _L = 50pF	3.0V & 3.6V	2	22	nc.
			4.5V & 5.5V	2	18	ns
		C 20=F	3.0V & 3.6V	5	21	
_	GIP to On	C _L = 30pF	4.5V & 5.5V	5	17	ns
t _{PHL2}	CLR to Qn	C = 50p5	3.0V & 3.6V	5	25	nc.
		C _L = 50pF	4.5V & 5.5V	5	21	ns
f _{MAX}	Maximum clock frequency	C _L = 50pF	3.0V, 4.5V, and 5.5V		83	MHz
t _{SU1}	Data setup time before CLK ↑	C _L = 50pF	3.0V, 4.5V, and 5.5V	4		ns
t _{SU2}	CLR inactive setup time before CLK 个	C _L = 50pF	3.0V, 4.5V, and 5.5V	4		ns
t _H ³	Data hold time after CLK 个	C _L = 50pF	3.0V, 4.5V, and 5.5V	2		ns
tw	Minimum pulse width CLR low CLK high CLK low	C _L = 50pF	3.0V, 4.5V, and 5.5V	6		ns



Notes:

- 1. Maximum allowable relative shift equals 50mV.
- 2. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 3. Based on characterization, hold time (tH) of Ons can be assumed if data setup time (tSU1) is ≥10ns. This is guaranteed, but not tested.



Packaging





Figure 2: Figure 1. 14-lead Flatpack

Notes:

- $1. \quad \hbox{All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535}.$
- 2. The lid is electrically connected to V_{SS} .
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimension symbol is in accordance with MIL-PRF-38533. 5) Lead position and colanarity are not measured.



Ordering Information



Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Revision History

Date	Revision #	Author	Change Description	Page #
10/17		RT	Edited IDDQ Applied new Frontgrade Data Sheet template to the document.	4, 6
1/18		RT	Updates to reflect current SMD	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.