

# **FRONTGRADE**

## **DATASHEET**

### **UT54ACTQ16374**

RadHard CMOS 16-bit D Flip-Flop TTL Inputs,  
and Three-State Outputs

5/16/2012  
Version #: 1.0

## Features

- 16 non-inverting D flip-flops with three-state outputs
- Guaranteed simultaneously switching noise level and dynamic threshold performance
- Buffered positive edge-triggered clock
- Separate control logic for each byte
- Guaranteed pin-to-pin output skew
- 0.6μm Commercial RadHard™ CMOS
  - > Total dose: 100K rad(Si)
  - > Single Event Latchup immune
  - > SEU Onset LET >95 MeV -cm<sup>2</sup>/mg
- High speed, low power consumption
- Output source/sink 24mA
- Standard Microcircuit Drawing 5962-06245
  - > QML compliant part
- Package:
  - > 48-lead flatpack, 25 mil pitch (.390 x .640)


## Description

The 16-bit wide UT54ACTQ16374 D flip-flop is built using Frontgrade Commercial RadHard™ epitaxial CMOS technology and is ideal for space applications. This high-speed, low power UT54ACTQ16374 D flip-flop is designed for bus-oriented applications. A buffered clock (CP) and Output Enable ( $\overline{OE}$ ) are common to each byte and can be shorted together for full 16-bit operation. The UT54ACTQ16374 are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. Each flip-flop will store the state of their individual D inputs (In) that meet the setup and hold requirements on the low-to-high clock (CPn) transition. With the Output Enable ( $\overline{OE}$ ) low, the contents of the flip-flops are available at the output. When  $\overline{OE}$  is high, the outputs go to high impedance state. Operation of  $\overline{OE}$  input does not affect the state of the D flip-flops.


## Pin Description

Pin Names	Description
$\overline{OE}$ n	Output Enable Input (Active Low)
CPn	Clock Pulse Input
I0-I15	Inputs
O0-O15	Outputs

## Logic Symbol



## Pinouts



48-Lead Flatpack


Top View

## Function Table


Inputs			Output	Operation
$\overline{OEn}$	CPn	In	On	
H	H	L	Z	Hold
H	H	H	Z	Hold
H	↑	L	Z	Load
H	↑	H	Z	Load
L	↑	L	L	Data Available
L	↑	H	H	Data Available
L	H	L	Qo	No change in data
L	H	H	Qo	No change in data

## Logic Diagram

### BYTE 1 (0:7)



### BYTE 2 (8:15)



## Radiation Hardness Specifications<sup>1</sup>

Parameter	Limit	Units
Total Dose	1.0E5	rad(Si)
SEL Immune	>108	MeV-cm <sup>2</sup> /mg
SEU Onset Let	>95	MeV-cm <sup>2</sup> /mg
Neutron Fluence <sup>2</sup>	1.0E14	n/cm <sup>2</sup>

### Notes:

- Logic will not latchup during radiation exposure within the limits defined in the table.
- Not tested, inherent of CMOS technology.

## Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limit (Mil only)	Units
V <sub>I/O</sub>	Voltage any pin during operation	-.3 to V <sub>DD</sub> +.3	V
V <sub>DD</sub>	Supply voltage	-0.3 to 6.0	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
Θ <sub>JC</sub>	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	310	mW

### Note:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

## Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	°C
t <sub>INRISE</sub> t <sub>INFALL</sub>	Maximum input rise or fall time (V <sub>IN</sub> transitioning between V <sub>IL</sub> (max) and V <sub>IH</sub> (min))	20	ns

## Electrical Characteristics<sup>1</sup>

(-55°C < T<sub>c</sub> < +125°C)

Symbol	Parameter	Condition	MIN	MAX	Unit
V <sub>IL</sub>	Low level input voltage <sup>2</sup>	V <sub>DD</sub> from 4.5V to 5.5V		0.8	V
V <sub>IH</sub>	High level input voltage <sup>2</sup>	V <sub>DD</sub> from 4.5V to 5.5V	2.0		V
I <sub>IN</sub>	Input leakage current <sup>3</sup>	V <sub>DD</sub> from 4.5V to 5.5V V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1	1	μA
I <sub>OZ</sub>	Three-state output leakage current	V <sub>DD</sub> from 4.5V to 5.5V; V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-10	10	μA
I <sub>OS</sub>	Short-circuit output current <sup>4,5</sup>	V <sub>O</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; V <sub>DD</sub> from 4.5V to 5.5V	-600	600	mA
V <sub>OL1</sub>	Low-level output voltage <sup>5</sup>	I <sub>OL</sub> =24mA I <sub>OL</sub> =24mA I <sub>OL</sub> = 100μA V <sub>IN</sub> = 2V or 0.8V V <sub>DD</sub> = 4.5V to 5.5V	-55C, 25C	0.36	V
			+125C	0.5	
			-55C, 25C +125C	0.2	
V <sub>OL2</sub>	Low-level output voltage <sup>5,6</sup>	I <sub>OL</sub> = 50mA V <sub>IN</sub> = 2.0V or 0.8V V <sub>DD</sub> = 5.5V	-55C, 25C	0.8	V
			+125C	1.0	
V <sub>OH1</sub>	High-level output voltage <sup>5</sup>	I <sub>OH</sub> =-24mA I <sub>OH</sub> =-24mA I <sub>OH</sub> = -100μA V <sub>IN</sub> = 2V or 0.8V V <sub>DD</sub> = 4.5V to 5.5V	-55C, 25C	V <sub>DD</sub> - 0.64	V
			+125C	V <sub>DD</sub> - 0.8	
			-55C, 25C +125C	V <sub>DD</sub> - 0.2	
V <sub>OH2</sub>	High-level output voltage <sup>5,6</sup>	I <sub>OH</sub> = -50mA V <sub>IN</sub> = 2.0V or 0.8V V <sub>DD</sub> = 5.5V	-55C, 25C	V <sub>DD</sub> - 1.1	V
			+125C	V <sub>DD</sub> - 1.3	
V <sub>IC+</sub>	Positive input clamp voltage	For input under test, I <sub>IN</sub> = 18mA V <sub>DD</sub> = 0.0V	0.4	1.5	V
V <sub>IC-</sub>	Negative input clamp voltage	For input under test, I <sub>IN</sub> = -18mA V <sub>DD</sub> = open	-1.5	-0.4	V
P <sub>total</sub>	Power dissipation <sup>7,6,9</sup>	C <sub>L</sub> = 20pF; V <sub>DD</sub> from 4.5V to 5.5V		0.5	mW/MHz
I <sub>DDQ</sub>	Standby Supply Current V <sub>DD</sub> Pre-Rad 25°C -55°C to +125°C Post-Rad 25°C	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 5.5V O <sub>EN</sub> = V <sub>DD</sub> O <sub>EN</sub> = V <sub>DD</sub> O <sub>EN</sub> = V <sub>DD</sub>		10 160 160	μA
ΔI <sub>DDQ</sub>	Quiescent Supply Current Delta, TTL input level	For input under test: V <sub>IN</sub> = V <sub>DD</sub> - 2.1V For other inputs: V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; V <sub>DD</sub> = 5.5V		1.6	mA
C <sub>IN</sub>	Input capacitance <sup>10</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 4.5V to 5.5V		15	pF
C <sub>OUT</sub>	Output capacitance <sup>10</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 4.5V to 5.5V		15	pF
V <sub>OLP</sub> V <sub>OLV</sub>	Low level V <sub>SS</sub> bounce noise <sup>11</sup>	V <sub>IH</sub> = 3.0V, V <sub>IL</sub> = 0.0V, T <sub>A</sub> =+25°C, V <sub>DD</sub> = 5.0V		1100 -1300	mV mV
V <sub>OHP</sub> V <sub>OHV</sub>	High level V <sub>DD</sub> bounce noise <sup>11</sup>	See figure "Quiet Output Under Test"		V <sub>OH</sub> +1200 V <sub>OH</sub> -1400	mV mV



### Notes:

1. All specifications valid for radiation dose  $\leq 1\text{E5 rad(Si)}$  per MIL-STD-883, Method 1019.
2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(\text{min}) + 20\%$ ,  $-0\%$ ;  $V_{IL} = V_{IL}(\text{max}) + 0\%$ ,  $-50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. Supplied as a design limit, but not guaranteed or tested.
5. Per MIL-PRF-38535, for current density  $\leq 5.0\text{E5 amps/cm}^2$ , the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
6. Transmission driving tests are performed at  $V_{DD} = 5.5\text{V}$ , only one output loaded at a time with a duration not to exceed 2ms. The test is guaranteed, if not tested, for  $V_{IN}=V_{IH}$  minimum or  $V_{IL}$  maximum.
7. Guaranteed by characterization.
8. Power does not include power contribution of any CMOS output sink current.
9. Power dissipation specified per switching output.
10. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
11. This test is for qualification only. VSS and  $V_{DD}$  bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture.

## AC Electrical Characteristics<sup>1</sup>


( $V_{DD} = 5\text{V} \pm 10\%$ ;  $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ )

Symbol	Parameter	MIN	MAX	Unit
$t_{PLH}$	Propagation delay CPn to On	2	10	ns
$t_{PHL}$	Propagation delay CPn to On	2	10	ns
$t_{PZL}$	Output enable time $\overline{OEn}$ to On	2	9.0	ns
$t_{PZH}$	Output enable time $\overline{OEn}$ to On	2	9.0	ns
$t_{PLZ}$	Output disable time $\overline{OEn}$ to On high impedance	2	9.0	ns
$t_{PHZ}$	Output disable time $\overline{OEn}$ to On high impedance	2	9.0	ns
$t_{FMAX}^2$	Maximum clock frequency		100	MHz
$t_S$	Setup time high or low In to CPn	1.5		ns
$t_H$	Hold time high or low In from CPn	0.5		ns
$t_W$	Clock pulse, high or low CPn	5.0		ns
$t_{SKEW}^3$	Output-to-output skew		1.25	ns
$t_{DSKEW}^3$	Differential skew between outputs		1.5	ns
$t_{DSKEWPP}^{3,5}$	Part-to-part output skew between outputs on multiple devices under identical system conditions.		500	ps

### Notes:

1. All specifications valid for radiation dose  $\leq 1\text{E5 rad(Si)}$  per MIL-STD-883, Method 1019.
2. Verified by functional testing.
3. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs low-to-high.
4. Differential skew is defined as a comparison of any two output transitions high-to-low vs. low-to-high and low-to-high vs high-to low.
5. Guaranteed by characterization, but not tested.


## Test Load or Equivalent<sup>1</sup>




### Note:

1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

## Propagation Delay




## Enable Disable Times






### Bounce Noise



### Setup and Hold Measurements



## Package





Figure 1: 48-Lead Flatpack

### Notes:

1. Seal ring is connected to  $V_{SS}$ .
2. Units are in inches.
3. All exposed metallized areas must be gold plated 100 to 225 microinches thick. Dyer electroplated nickel undercoating 100 to 350 microinches per MIL-PRF-38535.

## Ordering Information


### SMD Part Number Ordering Information



#### Notes:

1. Lead finish (A, C or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q not available without radiation hardening.

### Frontgrade Part Numbering Ordering Information



#### Notes:

1. Lead finish (A, C or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is Gold "C" only. Radiation neither tested nor guaranteed.
4. Military Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

## Revision History

Date	Revision #	Author	Change Description	Page #

## Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

**Frontgrade Technologies Proprietary Information** Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.