FRONTGRADE DATASHEET

UT54ACTQ16245

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

> 5/16/2012 Version #: 1.0

UT54ACTQ16245

5/16/2012

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

DATASHEET

Features

- 16 non-inverting bidirectional buffers with three-state outputs
- · Guaranteed simultaneously switching noise level and dynamic threshold performance
- Separate control logic for each byte
- 0.6µm Commercial RadHard[™] CMOS
 - > Total dose: 100K rad(Si)

FRONTGRADE

- > Single Event Latchup immune
- High speed, low power consumption
- Output source/sink 24mA
- Standard Microcircuit Drawing 5962-06244
- > QML compliant part
- Package:
 - > 48-lead flatpack, 25 mil pitch (.390 x .640)

Description

The 16-bit wide UT54ACTQ16245 transceiver is built using Frontgrade Commercial RadHard^M epitaxial CMOS technology and is ideal for space applications. This high speed, low power UT54ACTQ16245 transceiver is designed to perform asynchronous two-way communication and signal buffering. Balanced outputs and low "on" output impedance make the UT54ACTQ16245 well suited for driving high capacitance loads and low impedance backplanes. The Transmit/Receive input (T/ \overline{R}) controls the direction of data flow through the device. The output enable input (\overline{OEn} , active low) overrides the direction control (T/ \overline{R}) and disables both the A and B ports by placing them in a high impedance state. These signals can be driven from either port A or B. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver

UT54ACTQ16245

5/16/2012


RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

DATASHEET

Logic Symbol

FRONTGRADE



Pin Description

Pin Names	Description
ŌĒn	Output Enable Input (Active Low)
T/Rn	Direction Control Inputs
A0-A15	Side A Inputs or 3-State Outputs
B0-B15	Side B Inputs or 3-State Outputs

Function Table


Enable OEn	Direction T/Rn	Operation
L	L	B Data to A Bus
L	н	A Data to B Bus
Н	x	Isolation, High-Z State on Bus A and Bus B

FRONTGRADE

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

Pinouts




48-Lead Flatpack Top View 5/16/2012


FRONTGRADE DATASHEET

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

Logic Diagram





Radiation Hardness Specifications¹

Parameter	Limit	Units
Total Dose	1.0E5	rad(Si)
SEL Latchup	>108	MeV-cm²/mg
SEU Onset Let	N/A ³	MeV-cm ² /mg
Neutron Fluence ²	1.0E14	n/cm ²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits V_{DD} = 5.5V, T = 125°C.
- 2. Not tested, inherent of CMOS technology.
- 3. This device contains no memory storage elements which can be upset.

UT54ACTQ16245

Absolute Maximum Ratings¹

Symbol	Parameter	Limit (Mil only)	Units
V _{I/O}	Voltage any pin during operation	3 to V _{DD} +.3	V
V _{DD}	Supply voltage	-0.3 to 6.0	V
T _{STG}	Storage Temperature range	-65 to +150	°C
TJ	Maximum junction temperature	+175	°C
θ _{JC}	Thermal resistance junction to case	20	°C/W
I _I	DC input current	±10	mA
P _D	Maximum power dissipation	310	mW

Note:

 Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other condition beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V _{DD}	Supply voltage	4.5 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	°C
t _{INRISE} t _{INFALL}	Maximize input rise or fall time $(V_{\rm IN}$ transitioning between $V_{\rm IL}$ (max) and $V_{\rm IH}$ (min))	20	ns

5/16/2012

5/16/2012

DC Electrical Characteristics¹

 $(-55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter	Parameter Condition		MIN	MAX	Unit
VIL	Low level input voltage ²	V_{DD} from 4.5 to 5.5V	V _{DD} from 4.5 to 5.5V		0.8	V
V _{IH}	High level input voltage ²	V _{DD} from 4.5 to 5.5V		2.0		V
I _{IN}	Input leakage current	V _{DD} from 4.5V to 5.5V V _{IN} = V _{DD} or V _{SS}	/	-1	1	μA
I _{OZ}	Three-state output leakage current	V_{DD} from 4.5V to 5.5V V_{IN} = V_{DD} or V_{SS}	/	-10	10	μA
I _{OS}	Short-circuit output current ^{3,4}	$V_{O} = V_{DD}$ or V_{SS} V_{DD} from 4.5V to 5.5V	/	-600	600	mA
		I _{OL} =24mA IOL=24mA	-55°C, 25°C		0.35	
V _{OL1}	Low-level output voltage ⁵	$I_{OL}=100\mu A$	+125°C		0.5	v
		V _{IN} = 2.0V or 0.8V V _{DD} = 4.5V to 5.5V			0.2	
V _{OL2}	Low-level output voltage ^{5,6}	I _{OL} = 50mA V _{IN} = 2.0V or 0.8V	-55°C, 25°C		0.8	
VOL2	$V_{\text{IN}} = 2.0V \text{ of } 0.8V +125^{\circ}\text{C}$		+125°C		1.0	
		I _{OH} = -24mA	-55°C, 25°C	V _{DD} - 0.64		
V _{OH1}	High-level output voltage ⁵	I _{OL} = -24mA I _{OH} =-100μA +125	+125°C	V _{DD} - 0.8		
VOHI	high level output voltage	V_{IN} = 2.0V or 0.8V V_{DD} = 4.5V to 5.5V		V _{DD} - 0.2		
		I _{он} = -50mA	-55°C, 25°C	V _{DD} - 1.1		
V _{OH2}	High-level output voltage ^{5, 6}	V _{IN} = 2.0V or 0.8V V _{DD} = 5.5V	+125°C	V _{DD} - 1.3		V
V _{IC+}	Positive input clamp voltage	For input under test, V _{DD} = 0.0V	For input under test, I _{IN} = 18mA V _{DD} = 0.0V		1.5	v
V _{IC-}	Negative input clamp voltage	For input under test, V _{DD} = open	For input under test, I _{IN} = -18mA V _{DD} = open		-0.4	v
Pt _{otal}	Power dissipation ^{7,8,9}	C _L = 20pF V _{DD} from 4.5V to 5.5V			1.5	mW/ MHz
Ι _{δρα}	Standby Supply Current V _{DD} Pre-Rad 25°C Pre-Rad -55°C to +125°C Post-Rad 25°C	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5V$ $\overline{OEn} = V_{DD}$ $\overline{OEn} = V_{DD}$ $\overline{OEn} = V_{DD}$			10 160 160	μΑ

5/16/2012

DC Electrical Characteristics¹ (Continued)

(-55°C < T_C < +125°C)

Symbol	Parameter	Condition	MIN	MAX	Unit
ΔI _{DDQ}	Quiescent Supply Current Delta, TTL input level	For input under test $V_{IN} = V_{DD} - 2.1V$ For other inputs $V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 5.5V$		1.6	mA
C _{IN}	Input capacitance ¹⁰	f = 1MHz @ 0V V _{DD} from 4.5V to 5.5V		15	pF
Соит	Output capacitance ¹⁰	f = 1MHz @ 0V V _{DD} from 4.5V to 5.5V		15	pF
V _{OLP} V _{OLV}	Low level V _{SS} bounce noise ¹¹	V _{IH} = 3.0V, V _{IL} = 0.0V, T _A =+25°C, V _{DD} = 5.0V		1200 -1500	mV mV
V _{OHP} V _{OHV}	High level V _{DD} bounce noise ¹¹	See figure "Quiet Output Under Test"		V _{OH} +1500 V _{OH} -1600	mV mV

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}$ (min) + 20%, 0%; $V_{IL} = V_{IL}$ (max) + 0%, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V_{IH} (min) and V_{IL} (max).
- 3. Not more than one output may be shorted at a time for maximum duration of one second.
- 4. Supplied as a design limit, but not guaranteed or tested.
- 5. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
- Transmission driving tests are performed at V_{DD} = 5.5V, only one output loaded at a time with a duration not to exceed 2ms. The test
 is guaranteed, if not tested, for V_{IN}=V_{IH} minimum or V_{IL} maximum.
- 7. Guaranteed by characterization.
- 8. Power does not include power contribution of any CMOS output sink current.
- 9. Power dissipation specified per switching output.
- 10. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{ss} at frequency of 1MHz and signal amplitude of 50mV rms maximum.
- 11. This test is for qualification only. V_{SS} and V_{DD} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture.

5/16/2012

AC Electrical Characteristics¹


$(V_{DD} = 5V \pm 10\%, -55^{\circ}C < T_{C} < +125^{\circ}C)$

Symbol	Parameter		MIN	MAX	Unit
t _{PLH}	Propagation delay Data to Bus		3	8.5	ns
tphl	Propagation delay Data to Bus		3	8.5	ns
t _{PZL1}	Output enable time $\overline{OE}n$ to Bus		3	10	ns
t _{PZH1}	Output enable time $\overline{OE}n$ to Bus		3	10	ns
t _{PLZ1}	Output disable time OEn to Bus high impedance		2.5	9.5	ns
t _{PHZ1}	Output disable time OEn to Bus high impedance	ance		9.5	ns
t _{PZL2} ²	Output enable time $T/\overline{R}n$ to Bus	$R_L = 50\Omega$	2.5	13	ns
t _{PZH2} ²	Output enable time $T/\overline{R}n$ to Bus	See figure "Test Load"	2.5	13	ns
t _{PLZ2} ²	Output disable time T/Rn to Bus high impedance		1.5	15	ns
t _{PHZ2} ²	Output disable time T/Rn to Bus high impedance		1.5	15	ns
t _{skew} ³	Skew between outputs		-	1.0	ns
t _{DSKEW} ⁴	Differential skew between outputs		-	1.25	ns
t _{skewpp} ^{3,5}	Part-to-Part output skew			500	ps

Notes:

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. $T/\overline{R}n$ to bus times are guaranteed by design, but not tested. $\overline{OE}x$ to bus times are tested
- 3. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs low-to-high.
- 4. Differential skew is defined as a comparison of any two output transitions high-to-low vs. low-to-high and low-to-high vs high-to low.
- 5. Guaranteed by characterization, but not tested.


Propagation Delay




RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0


Enable Disable Times



Bounce Noise



Test Load or Equivalent¹



Note:

1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

5/16/2012

FRONTGRADE DATASHEET

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

5/16/2012

UT54ACTQ16245

Package




Figure 1. 48-Lead Flatpack

- 1. Seal ring is connected to V_{SS} .
- 2. Units are in inches.
- 3. All exposed metalized areas must be gold plated 100 to 225 microinches thick. Dyer electroplated nickel undercoating 100 to 350 microinches per MIL-PRF-38535.


FRONTGRADE

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

5/16/2012

UT54ACTQ16245



- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q not available without radiation hardening.


FRONTGRADE

RadHard CMOS 16-bit Bidirectional Transceiver, TTL Inputs, and Three-State Outputs

Version #: 1.0

5/16/2012

UT54ACTQ16245



- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is Gold "C" only. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

5/16/2012

Revision History

Date	Revision #	Author	Change Description	Page #

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.