

FRONTGRADE

DATASHEET

UT54ACTQ16244

RadHard CMOS 16-bit Buffer/Line Driver,
TTL Inputs, and Three-State Outputs

5/16/2012
Version #: 1.0

Features

- 16 non-inverting buffers with three-state outputs
- Guaranteed simultaneously switching noise level and dynamic threshold performance
- Separate control logic for each byte and nibble
- 0.6μm Commercial RadHard™ CMOS
 - > Total dose: 100K rad(Si)
 - > Single Event Latchup immune
- High speed, low power consumption
- Output source/sink 24mA
- Standard Microcircuit Drawing 5962-06243
 - > QML compliant part
- Package:
 - > 48-lead flatpack, 25 mil pitch (.390 x .640)

Description


The 16-bit wide UT54ACTQ16244 buffer/line driver is built using Frontgrade Commercial RadHard™ epitaxial CMOS technology and is ideal for space applications. This high speed, low power UT54ACTQ16244 buffer/line driver is designed to improve the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The UT54ACTQ16244 can be used as four 4-bit (nibble) buffers, two 8-bit

(byte) buffers, or one 16-bit buffer. The device provides true outputs and symmetrical \overline{OE} (active-low) output enable inputs. The device is nibble controlled with each nibble functioning identically, but independent of each other. The control pins can be shorted together to obtain full 16-bit operation.

Pin Description

Pin Names	Description
\overline{OEn}	Output Enable Input (Active Low)
I0-I15	Inputs
O0-O15	Outputs

Logic Symbol



Function Table


Enable $\overline{OE1}$, $\overline{OE2}$, $\overline{OE3}$, $\overline{OE4}$	Inputs I0-I3, I4-I7, I8-I11, I12-I15	Outputs O0-O3, O4-O7, O8-O11, O12-O15
L	L	L
L	H	H
H	X	Z

Pinouts

$\overline{OE1}$		1	48		$\overline{OE2}$
O0		2	47		I0
O1		3	46		I1
V _{SS}		4	45		V _{SS}
O2		5	44		I2
O3		6	43		I3
V _{DD}		7	42		V _{DD}
O4		8	41		I4
O5		9	40		I5
V _{SS}		10	39		V _{SS}
O6		11	38		I6
O7		12	37		I7
O8		13	36		I8
O9		14	35		I9
V _{SS}		15	34		V _{SS}
O10		16	33		I10
O11		17	32		I11
V _{DD}		18	31		V _{DD}
O12		19	30		I12
O13		20	29		I13
V _{SS}		21	28		V _{SS}
O14		22	27		I14
O15		23	26		I15
$\overline{OE4}$		24	25		$\overline{OE3}$

48-Lead Flatpack
Top View

Logic Diagram



Radiation Hardness Specifications¹

Parameter	Limit	Units
Total Dose	1.0E5	rad(Si)
SEL Immune	>108	MeV-cm ² /mg
SEU Onset Let	N/A ³	MeV-cm ² /mg
Neutron Fluence ²	1.0E14	n/cm ²

Notes:

- Logic will not latchup during radiation exposure within the limits defined in the table.
- Not tested, inherent of CMOS technology.
- This device contains no memory storage elements which can be upset.

Absolute Maximum Ratings

Symbol	Parameter	Limit (mil only)	Units
$V_{I/O}$	Voltage any pin during operation	$-.3$ to $V_{DD} + .3$	V
V_{DD}	Supply voltage	-0.3 to 6.0	V
T_{STG}	Storage Temperature range	-65 to $+150$	°C
T_J	Maximum junction temperature	$+175$	°C
Θ_{JC}	Thermal resistance junction to case	20	°C/W
I_I	DC input current	± 10	mA
P_D	Maximum power dissipation	310	mW

Note:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other condition beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	4.5 to 5.5	V
V_{IN}	Input voltage any pin	0 to V_{DD}	V
T_C	Temperature range	-55 to $+125$	°C
t_{INRISE} t_{INFALL}	Maximize input rise or fall time (V_{IN} transitioning between V_{IL} (max) and V_{IH} (min))	20	ns

DC Electrical Characteristics¹

(-55°C < T_c < +125°C)

Symbol	Parameter	Condition	MIN	MAX	Unit
V _{IL}	Low level input voltage ²	V _{DD} from 4.5 to 5.5V		0.8	V
V _{IH}	High level input voltage ²	V _{DD} from 4.5 to 5.5V	2.0		V
I _{IN}	Input leakage current ³	V _{DD} from 4.5V to 5.5V V _{IN} = V _{DD} or V _{SS}	-1	1	μA
I _{OZ}	Three-state output leakage current ³	V _{DD} from 4.5V to 5.5V V _{IN} = V _{DD} or V _{SS}	-10	10	μA
I _{OS}	Short-circuit output current ^{4,5}	V _O = V _{DD} or V _{SS} V _{DD} from 4.5V to 5.5V	-600	600	mA
V _{OL1}	Low-level output voltage ^{3,6}	I _{OL} =24mA I _{OL} =24mA I _{OL} =100μA V _{DD} = 4.5V to 5.5V V _{IN} = 0.8V to 2.0V	-55°C, 25°C	0.36	V
			+125°C	0.5	
			-55°C, 25°C, +125°C	0.2	
V _{OL2}	Low-level output voltage ^{3,6,7}	I _{OL} = 50mA V _{IN} = 2.0V or 0.8V V _{DD} = 5.5V V _{IN} = 0.8V to 2.0V	-55°C, 25°C	0.8	V
			+125°C	1.0	
V _{OH1}	High-level output voltage ^{3,6}	I _{OH} =-24mA I _{OH} =-24mA I _{OH} =-100μA V _{DD} = 4.5V to 5.5V V _{IN} = 0.8V to 2.0V	-55°C, 25°C	V _{DD} - 0.64	V
			+125°C	V _{DD} - 0.8	
			-55°C, 25°C, +125°C	V _{DD} - 0.2	
V _{OH2}	High-level output voltage ^{3,6,7}	I _{OH} =-50mA V _{IN} =2.0V or 0.8V V _{DD} =5.5V V _{IN} =0.8V to 2.0V	-55°C, 25°C	V _{DD} - 1.1	V
			+125°C	V _{DD} - 1.3	
V _{IC+}	Positive input clamp voltage	For input under test, I _{IN} = 18mA V _{DD} = 0.0V	0.4	1.5	V
V _{IC-}	Negative input clamp voltage	For input under test, I _{IN} = -18mA V _{DD} = open	-1.5	-0.4	V
P _{total}	Power dissipation ^{8,9,10}	C _L = 20pF V _{DD} from 4.5V to 5.5V		1.0	mW/MHz

DC Electrical Characteristics¹

(-55°C < T_c < +125°C)

Symbol	Parameter	Condition	MIN	MAX	Unit
I _{DDQ}	Standby Supply Current V _{DD} Pre-Rad 25°C Pre-Rad -55°C to +125°C Post-Rad 25°C	V _{IN} = V _{DD} or V _{SS} V _{DD} = 5.5V O _{En} = V _{DD} O _{En} = V _{DD} O _{En} = V _{DD}		10 160 160	μA
ΔI _{DDQ}	Quiescent Supply Current Delta, TTL input level	For input under test V _{IN} = V _{DD} - 2.1V For other inputs V _{IN} = V _{DD} or V _{SS} V _{DD} = 5.5V		1.6	mA
C _{IN}	Input capacitance ¹¹	f = 1MHz @ 0V V _{DD} from 4.5V to 5.5V		15	pF
C _{OUT}	Output capacitance ¹¹	f = 1MHz @ 0V V _{DD} from 4.5V to 5.5V		15	pF
V _{OLP} V _{OLV}	Low level V _{SS} bounce noise ¹²	V _{IH} = 3.0V, V _{IL} = 0.0V, TA = +25°C, V _{DD} = 5.0V		1000 -1000	mV mV
V _{OHP} V _{OHV}	High level V _{DD} bounce noise ¹²	See figure "Quiet Output Under Test"		V _{OH} +1000 V _{OH} -1300	mV mV

Notes:

- All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V_{IH}=V_{IH}(min) + 20%, - 0%; V_{IL}=V_{IL}(max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V_{IH}(min) and V_{IL}(max).
- Guaranteed; tested on a sample of pins per device.
- Not more than one output may be shorted at a time for maximum duration of one second.
- Supplied as a design limit, but not guaranteed or tested.
- Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
- Transmission driving tests are performed at V_{DD} = 5.5V, only one output loaded at a time with a duration not to exceed 2ms. The test is guaranteed, if not tested, for V_{IN}=V_{IH} minimum or V_{IL} maximum.
- Guaranteed by characterization.
- Power does not include power contribution of any CMOS output sink current.
- Power dissipation specified per switching output.
- Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- This test is for qualification only. V_{SS} and V_{DD} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture.

AC Electrical Characteristics


($V_{DD} = 5V \pm 10\%$; $-55^{\circ}C < T_C < +125^{\circ}C$)

Symbol	Parameter	MIN	MAX	Unit
t_{PLH}	Propagation delay In to On	2	8.0	ns
t_{PHL}	Propagation delay In to On	2	8.0	ns
t_{PZL}	Output hold time $\overline{OE}n$ to On	2	8.0	ns
t_{PZH}	Output enable time $\overline{OE}n$ to On	2	8.0	ns
t_{PLZ}	Output enable time $\overline{OE}n$ to On	2	9.5	ns
t_{PHZ}	Output disable time $\overline{OE}n$ to On	2	9.5	ns
t_{SKEW}^2	Output-to-output skew	-	1.0	ns
t_{DSKEW}^3	Differential skew between outputs		1.6	ns
$t_{SKEWPP}^{2,4}$	Part-to-Part output skew		500	ps


Notes:

1. All specifications valid for radiation dose $\leq 1E5$ rad(Si) per MIL-STD-883, Method 1019.
2. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs low-to-high.
3. Differential skew is defined as a comparison of any two output transitions high-to-low vs. low-to-high and low-to-high vs high-to-low.
4. Guaranteed by characterization, but not tested.


Propagation Delay




Enable Disable Times



Bounce Noise



Test Load or Equivalent¹



Note:

1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

Package





Figure 1. 48-Lead Flatpack

Notes:

1. Seal ring is connected to V_{SS} .
2. Units are in inches.
3. All exposed metalized areas must be gold plated 100 to 225 microinches thick. Dyer electroplated nickel undercoating 100 to 350 microinches per MIL-PRF-38535.

Ordering Information


UT54ACTQ16244 SMD Part Number Ordering Information



Notes:

1. Lead finish (A,C, or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q not available without radiation hardening Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

UT54ACTQ16244 Frontgrade Part Numbering Ordering Information



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Frontgrade Manufacturing Flows Document. Tested at 25°C only. Lead finish is Gold "C" only. Radiation neither tested nor guaranteed.
4. Military Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

Revision History

Date	Revision #	Author	Change Description	Page #

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.