

# FRONTGRADE DATASHEET UT54ACS164646S

Schmitt CMOS 16-bit Bidirectional MultiPurpose Registered Transceiver

5/17/2012 Version #: 1.0



## **Features**

- · Flexible voltage operation
  - > 5V bus to 3.3V bus
  - > 3.3V bus to 5V bus
  - > 5V bus to 5V bus
  - > 3.3V bus to 3.3V bus
- Independent registers for A and B buses
- · Multiplexed real-time and stored data
- Flow-through architecture optimizes PCB layout
- · Cold- and Warm-sparing
  - $> 750k\Omega$  minimum input impedance power-off
  - > Guaranteed output tri-state while one power supply is "off" and the other is "on"
- Schmitt trigger inputs to filter noisy signals
- All inputs are 5V tolerant regardless of power supply voltage
- 0.6µm CRH CMOS Technology
- Operational Environment:
  - > Total dose: 100K rad(Si)
  - > Single Event Latchup immune>110 MeV-cm<sup>2</sup>/mg
  - > SEU Onset LET >75 MeV-cm<sup>2</sup>/mg
- High speed, low power consumption
- · Available QML Q or V processes
- Standard Microcircuit Drawing: 5962-06234
- Package:
  - > 56-pin ceramic flatpack

# **Pin Description**

Pin Names	Description
xŌĒ	Output Enable Input (Active Low)
xDIR	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
хВх	Side B Inputs or 3-State Outputs (5V Port)
xSAB	Select real-time or stored A bus data to B bus
xSBA	Select real-time or stored B bus data to A bus
xCLKAB	Store A bus data
xCLKBA	Store B bus data



## **Description**

The UT54ACS164646S is a 16-bit, MultiPurpose, registered, level shifting, bus transceiver consisting of D-type flipflops, control circuitry, and 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The high-speed, low power UT54ACS164646S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, cold- and warm- sparing. The device can be used as two independent 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the rising edge of the appropriate clock (xCLKAB or xCLKBA) input. With either VDD supply equal to zero volts, the UT54ACS164646S outputs and inputs present a minimum impedance of 750k $\Omega$  making it ideal for "cold-spare" and "warm-spare" applications. By virtue of its flexible power supply interface, the UT54ACS164646S may operate as a 3.3-volt only, 5-volt only, or mixed 3.3V/5V bus transceiver.


The Output-enable ( $x\overline{OE}$ ) and direction-control (xDIR) inputs are provided to control the tri-state function and input/output direction of the transceiver respectively. The select controls (xSAB and xSBA) select whether stored register data or real-time data is driven to the outputs as determined by the xDIR inputs. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Regardless of the selected operating mode ("real-time" or "recall"), a rising edge on the port input clocks (xCLKAB and xCLKBA) will latch the corresponding I/O states into their respective registers. Furthermore, when a data port is isolated ( $x\overline{OE}$  = high), A-port data may be stored into its corresponding register while B-port data may be independently stored into its corresponding registers. Therefore, when an output function is disabled, the input function is still enabled and may be used to store and transmit data. Lastly, only one of the two buses, xA-port or xB-port, may be driven at a time.

1DIR	1	56	10E
1CLKBA	2	55	1CLKAB
1SBA	3	54	1SAB
VSS	4	53	VSS
1B1	5	52	1A1
1B2	6	51	1A2
VDDB	7	50	VDDA
1B3	8	49	1A3
1B4	9	48	1A4
1B5	10	47	1A5
VSS	11	46	VSS
1B6	12	45	1A6
1B7	13	44	1A7
1B8	14	43	1A8
2B1	15	42	2A1
2B2	16	41	2A2
2B3	17	40	2A3
VSS	18	39	VSS
2B4	19	38	2A4
2B5	20	37	2A5
2B6	21	36	2A6
VDDB	22	35	VDDA
2B7	23	34	2A7
2B8	24	33	2A8
VSS	25	32	VSS
2SBA	26	31	2SAB
2CLKBA	27	30	2CLKAB
2DIR	28	29	2OE
56-Le	ead Fla	tpa	ack

56-Lead Flatpack



# **Logic Symbol**





### **Power Table**

Port B	Port A	Operation
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non-Translating
3.3 Volts	3.3 Volts	Non-Translating
V <sub>SS</sub>	V <sub>SS</sub>	Cold Spare
V <sub>SS</sub>	3.3V or 5V	Port A Warm Spare
3.3V or 5V	V <sub>SS</sub>	Port B Warm Spare

## I/O Guidelines

Control signals xDIR,  $x\overline{OE}$ , xSAB, xSBA, xCLKAB, and xCLKBA are powered by V<sub>DDA</sub>. All inputs are 5-volt tolerant. When V<sub>DD2</sub> is at 3.3 volts, either 3.3 or 5-volt CMOS logic levels can be applied to all control inputs. Control signals DIRx, /OEx, xSAB, xSBA, xCLKAB, and xCLKBA are powered by V<sub>DDA</sub>. All inputs are 5-volt tolerant. Additionally, it is recommended that all unused inputs be tied to V<sub>SS</sub> through a 1K $\Omega$  to 10K $\Omega$  resistor. It's good design practice to tie the unused input to V<sub>SS</sub> via a resistor to reduce noise susceptibility. The resistor protects the input pin by limiting the current from high going variations in V<sub>SS</sub>. The number of inputs that can be tied to the resistor pull-down can vary. It is up to the system designer to choose how many inputs are tied together by figuring out the max load the part can drive while still meeting system performance specs. Input signal transitions should be driven to the device with a rise and fall time that is <100ms.

## **Function Table**

	Inputs Data I/O¹			I/O <sup>1</sup>	Operation			
х <mark>ОЕ</mark>	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xA1-xA8	xB1-xB8	or Function
х	x	$\uparrow$	x	Х	x	Input	Unspecified	Store A, B unspecified <sup>1</sup>
Х	х	х	1	x	x	Unspecified	Input	Store B, A unspecified <sup>1</sup>
Н	х	1	1	x	x	Input	Input	Store A and B data <sup>1</sup>
Н	х	H or L	H or L	x	x	Input	Input	Isolation, hold storage
L	L	х	х	х	L	Output	Input	Real-time B data to A bus
L	L	х	H or L	х	Н	Output	Input	Recall stored B data to A bus
L	Н	х	х	L	х	Input	Output	Real-time A data to B Bus
L	Н	H or L	х	Н	х	Input	Output	Recall stored A data to B bus

#### Note:

1. The data-output functions may be enabled or disabled by various signals xOE or xDIR. Data-input functions are always enabled, i.e. data at the bus terminals is stored on every low-to-high transition of the clock inputs.



# **Power Application Guidelines**


For proper operation connect power to all  $V_{DDx}$  pins and ground all  $V_{SS}$  pins (i.e., no floating  $V_{DDx}$  or  $V_{SS}$  input pins). By virtue of the UT54ACS164646S warm-spare feature, power supplies  $V_{DDB}$  and  $V_{DDA}$  may be applied to the device in any order. To ensure the device is in cold-spare mode, both supplies,  $V_{DDB}$  and  $V_{DDA}$ , must be equal to  $V_{SS}$  +/- 0.3V. Warmspare operation is in effect when one power supply is >1V and the other power supply is equal to  $V_{SS}$  +/- 0.3V. If  $V_{DDB}$  has a power-on ramp rate longer than 1 second, then  $V_{DDA}$  should be powered-on first to ensure proper control of xDIR and  $x\overline{OE}$ . During normal operation of the part, after power-up, ensure  $V_{DDB} \ge V_{DDA}$ .


By definition, warm sparing occurs when half of the chip receives its normal VDD supply value while the VDD supplying the other half of the chip is set to 0.0V. When the chip is 'warm spared', the side that has its VDD set to a normal operational value is 'actively' tristated because the chip's internal OE signal is forced low. The side of the chip that has VDD set to 0.0V is 'passively' tristated by the cold spare circuitry.

In order to minimize transients and current consumption, the user is encouraged to first apply a high level to the  $x\overline{OE}$  pins and then power down the appropriate supply.



# **Logic Diagram**







## Operational Environment<sup>1</sup>

Parameter	Limit	Units
Total Dose	1.0E5	rad(Si)
SEL LET Threshold	>110	MeV-cm²/mg
SEU Onset LET Threshold <sup>4</sup>	>97 @4.5V, >74@ 3.0V	MeV-cm²/mg
SEU Error Rate <sup>2</sup>	Immune @4.5V, 6.3E-10 @3.0V	errors/bit-day
Neutron Fluence <sup>3</sup>	1.0E14	n/cm²

#### Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Adams 90% worst case particle environment, geosynchronous orbit, 100mils of Aluminum shielding
- 3. Not tested, inherent of CMOS technology.
- 4. Core logic is driven by V<sub>DDB</sub>.

## Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limit (Mil Only)	Units
V <sub>I/OB</sub> (Port B) <sup>2</sup>	Voltage any pin	-0.3 to 6.0	V
V <sub>I/OA</sub> (Port A) <sup>2</sup>	Voltage any pin	-0.3 to 6.0	V
V <sub>DDB</sub>	Supply voltage	-0.3 to 6.0	V
V <sub>DDA</sub>	Supply voltage	-0.3 to 6.0	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
<del>O</del> JC	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	250	mW

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2. For cold spare mode ( $V_{DDx} = V_{SS} + /-0.3V$ ),  $V_{I/Ox}$  may be -0.3V to the maximum recommended operating  $V_{DDx} + 0.3V$ .



## **Dual Supply Operating Conditions**

Symbol	Parameter	Limit	Units
V <sub>DDB</sub> <sup>1</sup>	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V <sub>DDA</sub> <sup>1</sup>	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V <sub>INB</sub> (Port B) <sup>2</sup>	Input voltage any pin	0 to V <sub>DDB</sub>	V
V <sub>INA</sub> (Port A) <sup>2</sup>	Input voltage any pin	0 to V <sub>DDA</sub>	V
T <sub>C</sub>	Temperature range	-55 to +125	°C

#### Notes:

- 1. During normal operation,  $V_{DDB} \ge V_{DDA}$ .
- 2. All input pins are 5-volt tolerant inputs powered by V<sub>DDA</sub>. Therefore, when V<sub>DDA</sub> is at 3.3 volts, either 3.3 or 5-volt CMOS logic levels can be applied to all control inputs.

## DC Electrical Characteristics<sup>1</sup>

( $T_C$  =-55°C +125°C); Unless otherwise noted,  $T_C$  is per the temperature ordered.

Symbol	Parameter	Condi	tion	MIN	MAX	Unit
V <sub>T+</sub>	Schmitt Trigger, positive going threshold <sup>2</sup>	V <sub>DDx</sub> from 3.0V to	5.5V		.7V <sub>DDx</sub>	٧
V <sub>T</sub> -	Schmitt Trigger, negative going threshold <sup>2</sup>	V <sub>DDx</sub> from 3.0V to	5.5V	.3V <sub>DDx</sub>		٧
V <sub>H1</sub>	Schmitt Trigger range of hysteresis	V <sub>DDx</sub> from 4.5V to	5.5V	0.7		٧
$V_{H2}$	Schmitt Trigger range of hysteresis	V <sub>DDx</sub> from 3.0V to	3.6V	0.5		V
I <sub>IN</sub>	Input leakage current	$V_{DDx}$ from 3.6V to $V_{IN} = V_{DDx}$ or $V_{SS}$	5.5V	-1	1	μΑ
I <sub>OZ</sub>	Three-state output leakage current	$V_{DDx}$ from 3.6 to 5 $V_{IN} = V_{DDx}$ or $V_{SS}$	.5	-1	1	μΑ
I <sub>CS</sub>	Cold sparing input leakage current <sup>3</sup> (any pin)	$V_{IN} = 5.5V$ $V_{DDB} = V_{DDA} = V_{SS}$		-5	7	μΑ
I <sub>WS</sub>	Warm sparing input leakage current <sup>3</sup> (any pin)	$V_{IN} = 5.5$ ; $V_{DDA} = 3V$ to 5.5V & $V_{DDB} = V_{SS}$ or $V_{DDB} = 3V$ to 5.5V & $V_{DDA} = V_{SS}$		-3	3	μΑ
I <sub>OS1</sub>	Short-circuit output current <sup>6,10</sup>	$VO = V_{DDx}$ or $V_{SS}$ $V_{DDx}$ from 4.5 to 5	.5	-200	200	mA
I <sub>OS2</sub>	Short-circuit output current <sup>6,10</sup>	$VO = V_{DDx}$ or $V_{SS}$ $V_{DDx}$ from 3.0 to 3	.6	-100	100	mA
		V <sub>DDx</sub> = 4.5V; I <sub>OL</sub> = 8	mA		0.4	
V <sub>OL1</sub>	Low-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 4.5V; I <sub>OL</sub> = 100μA			0.2	V
	Law law law to the safe	V <sub>DDx</sub> = 4.5V -55	5°C, 25°C		0.4	٧
$V_{OL2}$	Low-level output voltage <sup>4</sup>	I <sub>OL</sub> = 12mA +12	25°C	1	0.55	
.,		V <sub>DDx</sub> = 3.0V; I <sub>OL</sub> = 8	mA		0.5	٧
V <sub>OL3</sub>	Low-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 3.0V; I <sub>OL</sub> = 1	00μΑ		0.2	٧



Symbol	Parameter	Со	ndition	MIN	MAX	Unit
V	Low-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 3.0V	-55°C, 25°C		0.5	V
V <sub>OL4</sub>	Low-level output voltage	I <sub>OL</sub> = 12mA	+125°C		0.6	V
M	High-level output voltage <sup>4</sup>	$V_{DDx} = 4.5V; I_0$	<sub>OH</sub> = -8mA	V <sub>DDx</sub> - 0.5		v
V <sub>OH1</sub>	nigh-level output voltage	V <sub>DDx</sub> = 4.5V; I <sub>0</sub>	<sub>OH</sub> = -100μA	V <sub>DDx</sub> - 0.2		\ \
V.	High-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 4.5V	-55°C, 25°C	V <sub>DDx</sub> - 0.6		V
V <sub>OH2</sub>	night-level output voltage	I <sub>OL</sub> = -12mA	+125°C	V <sub>DDx</sub> - 0.7		V
V	High lovel output valtage4	V <sub>DDx</sub> = 3.0V; I <sub>0</sub>	<sub>OH</sub> = -8mA	V <sub>DDx</sub> - 0.6		v
V <sub>OH3</sub>	High-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 3.0V; I <sub>0</sub>	<sub>OH</sub> = -100μA	V <sub>DDx</sub> - 0.2		V
V	High-level output voltage <sup>4</sup>	V <sub>DDx</sub> = 3.0V	-55°C, 25°C	V <sub>DDx</sub> - 0.8		V
V <sub>OH4</sub>	nigh-level output voitage	I <sub>OL</sub> = -12mA	+125°C	V <sub>DDx</sub> - 0.95		V
P <sub>total1</sub>	Power dissipation <sup>5,7,8</sup>	$C_L = 20pF$ $V_{DDB} = V_{DDA} =$	4.5V to 5.5V		2.0	mW/ MHz
P <sub>total2</sub>	Power dissipation <sup>5,7,8</sup>	$C_L = 20pF$ $V_{DDB} = V_{DDA} =$			1.5	mW/ MHz
	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> PreRad 25°C				10	
I <sub>DDQ</sub>	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> PreRad -55°C, +125°C	$V_{IN} = V_{DDx} \text{ or } V_{DDA}$ $V_{DDA} = 5.5 \text{V x}$			100	μΑ
	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> Post-Rad 25°C				100	
C <sub>IN</sub>	Input capacitance <sup>9</sup>	f = 1MHz V <sub>DDx</sub> from 3.0	V to 5.5V		15	pF
C <sub>OUT</sub>	Output capacitance <sup>9</sup>	f = 1MHz V <sub>DDx</sub> from 3.0	V to 5.5V		15	pF

#### Notes:

\*For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

- 1. All specifications valid for radiation dose  $\leq$  1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , 0%;  $V_{IL} = V_{IL}(max) + 0\%$ , 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .
- 3. This parameter is uneffected by the state of  $X\overline{OE}$  or xDIR.
- 4. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
- 5. Guaranteed by characterization.
- 6. Not more than one output may be shorted at a time for maximum duration of one second.
- 7. Power does not include power contribution of any CMOS output sink current.
- 8. Power dissipation specified per switching output.
- 9. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 10. Supplied as a design limit, but not guaranteed or tested.



# AC Electrical Characteristics $*^1$ (Port B = 5 Volt, Port A = 3.3 Volt)

 $(V_{DDB} = 5V \pm 10\%; V_{DDA} = 3.3V \pm 0.3V);$  Unless otherwise noted,  $T_C$  is per the temperature ordered.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>PLH1</sub>	Propagation delay Data to Bus	3.5	9	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	3.5	9	ns
t <sub>PLH2</sub>	xCLKAB↑ or xCLKBA↑ to Bus	4.5	10.5	ns
t <sub>PHL2</sub>	xCLKAB个 or xCLKB 个 to Bus	4.5	10.5	ns
t <sub>PLH3</sub> <sup>2</sup>	xSAB↑ or xSBA↑ to Bus	4	10.5	ns
t <sub>PHL3</sub> <sup>2</sup>	xSAB↑ or xSBA↑ to Bus	4	10.5	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA↓ or xSAB ↓ to Bus	4	10.5	ns
t <sub>PHL4</sub> <sup>2</sup>	xSBA↓ or xSAB ↓ to Bus	4	10.5	ns
t <sub>PZH1</sub>	Output enable time xOE to Bus	4	10	ns
t <sub>PZL1</sub>	Output enable time xOE to Bus	4	10	ns
t <sub>PLZ1</sub>	Output disable time xOE to Bus high impedance	3	10	ns
t <sub>PHZ1</sub>	Output disable time xOE to Bus high impedance	3	10	ns
t <sub>PZH2</sub> <sup>3</sup>	Output enable time xDIR to Bus	3	12	ns
t <sub>PZL2</sub> <sup>3</sup>	Output enable time xDIR to Bus	3	12	ns
t <sub>PLZ2</sub> <sup>3</sup>	Output disable time xDIR to Bus high impedance	3	12	ns
t <sub>PHZ2</sub> <sup>3</sup>	Output disable time xDIR to Bus high impedance	3	12	ns
t <sub>SKEW</sub> <sup>4</sup>	Skew between outputs		800	ps
t <sub>OST</sub> <sup>5</sup>	Differential skew between outputs		1500	ps
t <sub>PART</sub> 6	Part to part skew		500	ps


#### Notes:

\*For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.


- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. xDIR to bus times are guaranteed by design, but not tested.  $x\overline{OE}$  to bus times are tested.
- 4. Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 5. Differential output skew is defined as a comparison of any two output transitions of opposite types on the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 6. Guaranteed by characterization, but not tested.



# **Propagation Delay**



## **Enable Disable Times**



AC Timing Waveforms for Level Translation (e.g.  $V_{DDA}$  = 3.3V +/- 0.3V and  $V_{DDB}$  = 5V +/- 10%)



## AC Electrical Characteristics\*1 (Port A = Port B, 5 Volt Operation)

(V<sub>DDB</sub> = 5V ±10%; V<sub>DDA</sub> = 5V ±10%) (T<sub>C</sub> = -55°C to +125°C); Unless otherwise noted, T<sub>C</sub> is per the temperature ordered

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>PLH1</sub>	Propagation delay Data to Bus	3.5	7.5	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	3.5	7.5	ns
t <sub>PLH2</sub>	xCLKAB 个 or xCLKBA 个 to Bus	4	9	ns
t <sub>PHL2</sub>	xCLKAB ↑ or xCLKBA ↑ to Bus	4	9	ns
t <sub>PLH3</sub> <sup>2</sup>	xSAB ↑ or xSBA ↑ to Bus	3	8	ns
t <sub>PHL3</sub> <sup>2</sup>	xSAB ↑ or xSBA ↑ to Bus	3	8	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA ↓ or xSAB ↓ to Bus	3	8	ns
t <sub>PHL4</sub> <sup>2</sup>	xSBA ↓ or xSAB ↓ to Bus	3	8	ns
t <sub>PZH1</sub>	Output enable time xOE to Bus	3.5	9	ns
t <sub>PZL1</sub>	Output enable time xOE to Bus	3.5	9	ns
t <sub>PLZ1</sub>	Output disable time xOE to Bus high impedance	3	8	ns
t <sub>PHZ1</sub>	Output disable time xOE to Bus high impedance	3	8	ns
t <sub>PZH2</sub> <sup>3</sup>	Output enable time xDIR to Bus	3	11	ns
t <sub>PZL2</sub> <sup>3</sup>	Output enable time xDIR to Bus	3	11	ns
t <sub>PLZ2</sub> <sup>3</sup>	Output disable time xDIR to Bus high impedance	3	11	ns
t <sub>PHZ2</sub> <sup>3</sup>	Output disable time xDIR to Bus high impedance	3	11	ns
t <sub>SKEW</sub> <sup>4</sup>	Skew between outputs		600	ps
t <sub>OST</sub> <sup>5</sup>	Differential outputs skew		1500	ps
t <sub>PART</sub> 6	Part to part skew		500	ps


#### Notes:

\*For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.


- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. xDIR to bus times are guaranteed by design, but not tested. xOE to bus times are tested.
- 4. Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 5. Differential output skew is defined as a comparison of any two output transitions of opposite types on the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 6. Guaranteed by characterization, but not tested.



# **Propagation Delay**



## **Enable Disable Times**



AC Timing Waveforms for 5-Volt only operation (e.g.  $V_{DDA} = V_{DDB} = 5V +/-10\%$ )



## AC Electrical Characteristics $*^1$ (Port A = Port B, 3.3 Volt Operation)

 $(V_{DDB} = V_{DDA} = 3.3V \pm 0.3V)$  ( $T_C = -55^{\circ}C$  to  $+125^{\circ}C$ ); Unless otherwise noted,  $T_C$  is per the temperature ordered


Symbol	Parameter	Minimum	Maximum	Unit
t <sub>PLH1</sub>	Propagation delay Data to Bus	4	10	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	4	10	ns
t <sub>PLH2</sub>	xCLKAB ↑ or xCLKBA ↑ to Bus	4.5	12.5	ns
t <sub>PH</sub> <sup>2</sup>	xCLKAB ↑ or xCLKB ↑ to Bus	4.5	12.5	ns
t <sub>PLH3</sub> 2	xSAB ↑ or xSBA ↑ to Bus	4.5	11	ns
t <sub>PHL3</sub> <sup>2</sup>	xSAB ↑ or xSBA ↑ to Bus	4.5	11	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA ↓ or xSAB ↓ to Bus	4.5	11	ns
t <sub>PHL4</sub> 2	xSBA ↓ or xSAB ↓ to Bus	4.5	11	ns
t <sub>PZH1</sub>	Output enable time xOE to Bus	4	11	ns
t <sub>PZL1</sub>	Output enable time xOE to Bus	4	11	ns
t <sub>PLZ1</sub>	Output disable time xOE to Bus high impedance	4	10	ns
t <sub>PHZ1</sub>	Output disable time xOE to Bus high impedance	4	10	ns
t <sub>PZH2</sub> 3	Output enable time xDIR to Bus	3	13	ns
t <sub>PZL2</sub> 3	Output enable time xDIR to Bus	3	13	ns
t <sub>PLZ2</sub> 3	Output disable time xDIR to Bus high impedance	3	13	ns
t <sub>PHZ2</sub> 3	Output disable time xDIR to Bus high impedance	3	13	ns
t <sub>skew</sub> 4	Skew between outputs		700	ps
t <sub>ost</sub> 5	Differential outputs skew		1500	ps
t <sub>PART</sub> 6	Part to part skew		500	ps

#### Notes:


\*For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. xDIR to bus times are guaranteed by design, but not tested.  $x\overline{OE}$  to bus times are tested.
- 4. Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus high-to-low and low to-high versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 5. Differential output skew is defined as a comparison of any two output transitions of opposite types on the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 6. Guaranteed by characterization, but not tested.

## **Propagation Delay**



## **Enable Disable Times**



AC Timing Waveforms for 3-Volt only operation (e.g.  $V_{DDA} = V_{DDB} = 3.3V + /-0.3V$ )




# **AC Electrical Characteristics (Clock Input Timing Relationships)**

Symbol	Parameter		VDDA	VDDB	MIN	MAX	Unit
fclock <sup>1</sup>	Clock Frequency		4.5 3.0 3.0	4.5 4.5 3.0		100 90 80	MHz
t <sub>P</sub> <sup>1</sup>	Clock Period		4.5 3.0 3.0	4.5 4.5 3.0	10 11.1 12.5		ns
t <sub>W</sub> ¹	Pulse duration. CLKAB or CLKBA high or low		4.5 3.0 3.0	4.5 4.5 3.0	3.5 5 5		ns
t <sub>SU</sub>	Setup time. A before CLKAB rising edge or B before CLKBA rising edge	Data High	4.5 3.0 3.0	4.5 4.5 3.0	2 3 3	_	ns
		Data Low	4.5 3.0 3.0	4.5 4.5 3.0	1 2 2		
t <sub>H</sub>	Hold time. Bus A after CLKAB rising edge or Bus B after CLKBA rising edge		4.5 3.0 3.0	4.5 4.5 3.0	1.5 1.5 1.5		ns

#### Note:

1. Guaranteed by functional test.





# **AC Electrical Characteristics (Input Rise and Fall Requirements)**


(All Power Supply Ranges,  $-55^{\circ}C < T_{C} < +125^{\circ}C$ )

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>rise</sub> 1	Input rise time		100	ms
t <sub>fall</sub> 1	Input fall time		100	ms


#### Note:

1. The input rise and fall parameter is guaranteed by characterization and is not tested.

## **Input Rise and Fall Timing:**



#### **AC Test Load or Equivalent**




#### Note:

1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.




## **Package**



- 1. All exposed metalized areas must be gold plated 100 over electroplated nickel underplating 100 microinches thick per MILPRF-38535.
- 2. Lead finish is in accordance with MIL-PRF-38535.
- 3. Seal ring is electrically connected to V<sub>SS</sub>.
- 4. Ceramic is dark alumina.
- 5. Letter designations are to cross-referenced to MIL-STD-1835.
- 6. Lead true position tolerance and coplanarity are not measured.




# **Ordering Information**



- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Frontgrade Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, 25°C and 125°C. Radiation neither tested nor guaranteed.





- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML-Q and QML-V are not available without radiation hardening.



# **Revision History**

Date	Revision #	Author	Change Description	Page #

## **Datasheet Definitions**

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.