

TRONTGRADE DATASHEET UT54ACS164245S/SE

Schmitt CMOS 16-bit Bidirectional MultiPurpose Transceiver

4/1/2016 Version #: 1.0.0



Features


- · Voltage translation
 - 5V bus to 3.3V bus
 - 3.3V bus to 5V bus
- · Cold sparing
 - $-1M\Omega$ minimum input impedance power-off
- 0.6µm CRH CMOS Technology
- · Operational environment:
 - Total dose: 100K rad(Si)
 - Single Event Latchup immune
- · High speed, low power consumption
- Schmitt trigger inputs to filter noisy signals
- · Available QML Q or V processes
- · Standard Microcircuit Drawing 5962-98580
 - Device types 01, 02, 03, 04, 05
- Package:
 - 48-lead flatpack, 25 mil pitch (.390 x .640)

Description

The 16-bit wide UT54ACS164245S MultiPurpose transceiver is built using Frontgrade's CMOS technology and is ideal for space applications. This high speed, low power UT54ACS164245S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, and cold sparing. With V_{DD} equal to zero volts, the UT54ACS164245S outputs and inputs present a minimum impedance of 1MW making it ideal for "cold spare" applications. Balanced outputs and low "on" output impedance make the UT54ACS164245S well suited for driving high capacitance loads and low impedance backplanes. The UT54ACS164245S enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable $(\overline{OE}x)$ overrides the direction control and disables both ports. These signals can be driven from either port A or B. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.



Logic Symbol



Pin Description

Pin Names	Description
OEx	Output Enable Input (Active Low)
DIRx	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)



Pinouts

			_	
DIR1	1	48		OE1
1B1	2	47		1A1
1B2	3	46		1A2
V_{SS}	4	45		V_{SS}
1B3	5	44		1A3
1B4	6	43		1A4
VDD1	7	42		VDD2
1B5	8	41		1A5
1B6	9	40		1A6
V _{SS}	10	39		V_{SS}
1B7	11	38		1A7
	12	37		1A8
1B8				
2B1	13	36		2A1
2B2	14	35		2A2
V_{SS}	15	34		V_{SS}
2B3	16	33		2A3
2B4	17	32		2A4
VDD1	18	31		VDD2
2B5	19	30		2A5
2B6	20	29		2A6
V _{SS}	21	28		V _{SS}
2B7	22	27		2A7
2B8	23	26		2A8
	24	25		OE2
DIR2				JLZ

48-Lead Flatpack
Top View

Cold Spare

The UT54ACS164245S/SE places the device into "Cold Spare" mode when BOTH supplies are set to V_{SS} +/-0.25V with a maximum $1K\Omega$ impedance between V_{DDx} and V_{SS} . While in Cold Spare, the device places all outputs into a high impedance state (see DC electrical parameters, Ics)



Power Table¹

Port B	Port A	Operation
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non-Translating
3.3 Volts	3.3 Volts	Non-Translating
V _{SS}	V _{SS}	Cold Spare
V _{SS}	3.3V or 5V	Port B Cold Spare

Note:

1. V_{DDx} cannot be tied to V_{SS} while power is applied to V_{DD1} .

I/O Guidelines

Control signals DIRx and $\overline{OE}x$ are 5-volt tolerant inputs. When V_{DDx} is at 3.3 volts, either 3.3 or 5 volt CMOS logic levels can be applied to all control inputs. Additionally, it is recommended that all unused inputs be tied to V_{SS} through a $1K\Omega$ to $10K\Omega$ resistor. It's good design practice to tie the unused input to V_{SS} via a resistor to reduce noise susceptibility. The resistor protects the input pin by limiting the current from high going variations in V_{SS} . The number of inputs that can be tied to the resistor pull-down can vary. It is up to the system designer to choose how many inputs are tied together by figuring out the max load the part can drive while still meeting system performance specs. Input signal transitions should be driven to the device with a rise and fall time that is <100ms.

Power Application Guidelines

For proper operation connect power to all V_{DD} pins and ground all V_{SS} pins (i.e., no floating V_{DD} or V_{SS} input pins). If V_{DD1} and V_{DDx} are not powered up together, then V_{DDx} should be powered up first for proper control of $\overline{OE}x$ and DIRx. Until V_{DDx} reaches 2.75V + 5%, control of the outputs by OE and DIR cannot be guaranteed. During operation of the part, after power up, insure $V_{DD1} > V_{DDx}$.

Power Up

The direction control (DIRx) and output enable ($\overline{\text{OEx}}$) for the UT54ACS164245S/SE will only function properly if V_{DDx} , PortA, (3.3V) is powered up before V_{DD1} , PortB, (5.0V). The circuitry that powers $\overline{\text{OEx}}$ and DIRx is powered internally from the V_{DDx} supply, as illustrated in Figure S/SE Planes. If this sequence is not followed there is no way to guarantee the state of $\overline{\text{OEx}}$ and DIR if V_{DD1} was powered up before V_{DDx} . After power up V_{DD1} must be greater than or equal to V_{DDx} . However, V_{DDx} cannot be connected to V_{SS} while V_{DD1} is powered.




Figure S/SE Planes
Internal connection of ports and power supplies

Power Down

The proper power down sequence for the UT54AC164245SE requires that outputs on both Port A and Port B be disabled first,


- 1. OEx high
- 2. Next power down V_{DD1}
- 3. Then power down V_{DDx}



Function Table

Enable OEx	Direction DIRx	Operation
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	X	Isolation

Logic Diagram





Operational Environment¹

Parameter	Limit	Units
Total Dose	1.0E5	rad(Si)
SEL Latchup	>120	MeV-cm ² /mg
Neutron Fluence ²	1.0E14	n/cm²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Not tested, inherent of CMOS technology.

Absolute Maximum Ratings¹

Symbol	Parameter	Limit (Mil Only)	Units
V _{I/O} (Port B) ²	Voltage any pin during operation	3 to V _{DD1} +.3	V
V _{I/O} (Port A) ²	Voltage any pin during operation	3 to V _{DDx} +.3	V
V _{DD1}	Supply voltage	-0.3 to 6.0	V
V_{DDx}	Supply voltage	-0.3 to 6.0	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
Өлс	Thermal resistance junction to case	20	°C/W
I _I	DC input current	±10	mA
P_D	Maximum power dissipation	1	w

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2. For Cold Spare mode ($V_{DD} = V_{SS}$), $V_{1/O}$ may be -0.3V to the maximum recommended operating V_{DD} +0.3V.



Dual Supply Operating Conditions

Symbol	Parameter	Limit	Units
V _{DD1}	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V _{DDx}	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V _{IN} (Port B)	Input voltage any pin	0 to V _{DD1}	V
V _{IN} (Port A)	Input voltage any pin	0 to V _{DDx}	V
T _C	Temperature range	-55 to + 125	°C

DC Electrical Characteristics¹

($-55^{\circ}\text{C} < T_{\text{C}} < +125^{\circ}\text{C}$) ($T_{\text{C}} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$) Unless otherwise noted, T_{C} is per the temperature ordered.

Symbol	Parameter	Condition	MIN	MAX	Unit
V _{T+}	Schmitt Trigger, positive going threshold ²	V _{DD} from 3.00 to 5.5		.7V _{DD}	V
V _{T-}	Schmitt Trigger, negative going threshold ²	V _{DD} from 3.00 to 5.5	.3V _{DD}		V
V _{H1}	Schmitt Trigger range of hysteresis ¹⁰	V _{DD} from 4.5 to 5.5	0.6		V
V _{H2}	Schmitt Trigger range of hysteresis ¹⁰	V _{DD} from 3.00 to 3.6	0.4		V
I _{IN}	Input leakage current ¹⁰	V_{DD} from 3.6 to 5.5 $V_{IN} = V_{DD}$ or V_{SS}	-1	3	μΑ
I _{OZ}	Three-state output leakage current ¹⁰	V_{DD} from 3.6 to 5.5 $V_{IN} = V_{DD}$ or V_{SS}	-1	3	μΑ
I _{CS}	Cold sparing input leakage current ³	$V_{IN} = 5.5$ $V_{DD} = V_{SS}$	-1	5	μΑ
I _{OS1}	Short-circuit output current ^{6,11}	$V_O = V_{DD}$ or V_{SS} V_{DD} from 4.5 to 5.5	-200	200	mA
I _{OS2}	Short-circuit output current ^{6,11}	$V_O = V_{DD}$ or V_{SS} V_{DD} from 3.00 to 3.6	-100	100	mA
V _{OL1}	Low-level output voltage ^{4,10}	I_{OL} = 8mA I_{OL} = 100 μ A V_{DD} = 4.5		0.4	V
V _{OL2}	Low-level output voltage ^{4,10}	I _{OL} = 8mA I _{OL} = 100μA V _{DD} = 3.00		0.5	V
V _{OH1}	High-level output voltage ^{4,10}	I _{OH} = -8mA I _{OH} = -100μA V _{DD} = 4.5	V _{DD} - 0.7 V _{DD} - 0.2		V
V _{OH2}	High-level output voltage ^{4,10}	I_{OH} = -8mA I_{OH} = -100 μ A V_{DD} = 3.00	V _{DD} - 0.9 V _{DD} - 0.2		V



DC Electrical Characteristics¹

Symbol	Parameter	Condition	MIN	MAX	Unit
P _{total1}	Power dissipation ^{5,7,8}	C _L = 50pF V _{DD} from 4.5 to 5.5		2.0	mW/ MHz
P _{total2}	Power dissipation ^{5,7,8}	C _L = 50pF V _{DD} from 3.00 to 3.6V		1.5	mW/ MHz
	Standby Supply Current V _{DD1} or V _{DDx}	$VIN = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5$			
I _{DD}	Pre-Rad 25°C	OE=V _{DD}		10	μΑ
	Pre-Rad -55°C to +125°C	OE=V _{DD}		100	μΑ
	Post-Rad 25°C	OE=V _{DD}		500	μΑ
C _{IN}	Input Capacitance ⁹	f = 1MHz @ 0V V _{DD} from 3.00 to 5.5		15	pF
Соит	Output Capacitance ⁹	f = 1MHz @ 0V V _{DD} from 3.00 to 5.5		15	pF

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 3. All combinations of OEx and DIRx
- 4. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
- 5. Guaranteed by characterization.
- 6. Not more than one output may be shorted at a time for maximum duration of one second.
- 7. Power does not include power contribution of any CMOS output sink current.
- 8. Power dissipation specified per switching output.
- 9. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 10. Guaranteed; tested on a sample of pins per device.
- 11. Supplied as a design limit, but not guaranteed or tested.



AC Electrical Characteristics $*^1$ (Port B = 5 Volt, Port A = 3.3 Volt)


 $(V_{DD1} = 5V \pm 10\%; V_{DDx} = 3.00V \text{ to } 3.6V, -55^{\circ}\text{C} < T_{\text{C}} < +125^{\circ}\text{C})$ Unless otherwise noted, T_{C} is per the temperature ordered.

Symbol	Parameter	MIN	l MAX	MIN	MAX	Unit
		UT54	ACS164245S	UT54AC	S164245SE	
t _{PLH}	Propagation delay Data to Bus	1	20	3.5	11	ns
t _{PHL}	Propagation delay Data to Bus	1	20	3.5	11	ns
t _{PZL}	Output enable time OEx to Bus	1	18	2.5	16	ns
t _{PZH}	Output enable time OEx to Bus	1	18	2.5	16	ns
t _{PLZ}	Output disable time OEx to Bus high impedance	1	20	2.5	16	ns
t _{PHZ}	Output disable time OEx to Bus high impedance	1	20	2.5	16	ns
t _{PZL} ²	Output enable time DIRx to Bus	1	18	1	18	ns
t _{PZH} ²	Output enable time DIRx to Bus	1	18	1	18	ns
t _{PLZ} ²	Output disable time DIRx to Bus high impedance	1	20	1	20	ns
t _{PHZ} ²	Output disable time DIRx to Bus high impedance	1	20	1	20	ns
t _{SKEW} ³	Skew between outputs			-	600	ps
t _{DSKEW} ⁴	Differential skew between outputs			-	1.5	ns

Notes:


- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. DIRx to bus times are guaranteed by design, but not tested. $\overline{\text{OE}}$ x to bus times are tested.
- 3. Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 4. Differential output skew is defined as a comparison of any two output transitions of opposite types at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.

Propagation Delay





Enable Disable Times



AC Electrical Characteristics¹ (Port A = Port B, 5 Volt Operation)

 $(V_{DD1} = 5V \pm 10\%; V_{DDx} = 5.0V \pm 10\%, -55^{\circ}C < T_{C} < +125^{\circ}C);$ Unless otherwise noted, T_{C} is per the temperature ordered.


Symbol	Parameter		MIN	MAX	MIN	MAX	Unit
			UT54A0	CS164245S	UT54AC	S164245SE	
t _{PLH}	Propagation delay Data to Bus	C _L = 40pF	1	15	3.5	9	ns
t _{PHL}	Propagation delay Data to Bus	C _L = 40pF	1	15	3.5	9	ns
t _{PZL}	Output enable time OEx to Bus		1	12	3	9	ns
t _{PZH}	Output enable time OEx to Bus		1	12	3	9	ns
t _{PLZ}	Output disable time OEx to Bus high impedance		1	15	3	9	ns
t _{PHZ}	Output disable time OEx to Bus high impedance		1	15	3	9	ns
t _{PZL} ²	Output enable time DIRx to Bus		1	12	1	12	ns
t _{PZH} ²	Output enable time DIRx to Bus		1	12	1	12	ns
t _{PLZ} ²	Output disable time DIRx to Bus high	impedance	1	15	1	15	ns
t _{PHZ} ²	Output disable time DIRx to Bus high impedance		1	15	1	15	ns
t _{SKEW} ³	Skew between outputs				-	600	ps
t _{DSKEW} ⁴	Differential skew between outputs				-	1.5	ns

Notes:


*For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested
- 3. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs low-to-high.
- 4. Differential skew is defined as a comparison of any two output transitions high-to-low vs. low-to-high and low-to-high vs high-to-low.


Propagation Delay



Enable Disable Times




Propagation Delay





Enable Disable Times



AC Electrical Characteristics *1 (Port A = Port B, 3.3 Volt Operation)

 $(V_{DD1} = 3.00V \text{ to } 3.6V; V_{DDx} = 3.00V \text{ to } 3.6V, -55^{\circ}C < T_{C} < +125^{\circ}C)$

Symbol	Parameter		MIN	MAX	MIN	MAX	Unit
			UT54ACS1	642458	UT54ACS1	64245SE	
t _{PLH}	Propagation delay Data to Bus	C _L = 40pF	1	20	3.5	11	ns
t _{PHL}	Propagation delay Data to Bus	C _L = 40pF	1	20	3.5	11	ns
t _{PZL}	Output enable time OEx to Bus		1	18	2.5	16	ns
t _{PZH}	Output enable time OEx to Bus		1	18	2.5	16	ns
t _{PLZ}	Output disable time OEx to Bus high impedance		1	20	2.5	16	ns
t _{PHZ}	Output disable time OEx to Bus high impedance		1	20	2.5	16	ns
t _{PZL} ²	Output enable time DIRx to Bus		1	18	1	18	ns
t _{PZH} ²	Output enable time DIRx to Bus		1	18	1	18	ns
t _{PLZ} ²	Output disable time DIRx to Bus high imp	edance	1	20	1	20	ns
t _{PHZ} ²	Output disable time DIRx to Bus high impedance		1	20	1	20	ns
t _{SKEW} ³	Skew between outputs					600	ps
t _{DSKEW} ⁴	Differential skew between outputs					1.5	ns

- 1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
- 2. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested
- 3. Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.
- 4. Differential skew is defined as a comparison of any two output transitions of opposite types at the same temperature and voltage for the same port within the same byte: 1A1 through 1A8 are compared high-to-low versus low-to-high; similarly, 1B1 through 1B8 are compared, 2A1 through 2A8 are compared, and 2B1 through 2B8 are compared.

^{*}For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD883 Method 1019, Condition A up to the maximum TID level procured.



Package





Figure 1. 48-Lead Flatpack

- 1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V_{SS} .
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Lead position and colanarity are not measured.
- 5. ID mark symbol is vendor option.
- 6. With solder, increase maximum by 0.003.




Ordering Information



Notes:

1. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.



- 1. HiRel Temperature Range flow per Frontgrade Manufacturing Flows Document. Devices are tested -55C, room temp, and 125C.Radiation neither tested nor guaranteed.
- 2. Prototype flow per Frontgrade Manufacturing Flows Document Tested at 25C only. Lead finish is gold only. Radiation neither tested nor guaranteed.
- 3. Extended Industrial Temperature Range Flow per Frontgrade Manufacturing Flows Document. Devices are tested at -40°C, room temp, and +125°C. Radiation is neither tested nor guaranteed.



Revision History

Date	Revision #	Author	Change Description	Page #

Datasheet Definitions

	Definition		
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .		
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.		
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.		

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.