# **FRONTGRADE DATASHEET** UT28F256QLE

Radiation-Hardened 32K x 8 PROM

1/21/2025 Version #: 1.0.1

#### **UT28F256QLE**

1/21/2025

# FRONTGRADE

Version #: 1.0.1

## Features

- Programmable, read-only, asynchronous, radiation- hardened, 32K x 8 memory
  - > Supported by industry standard programmer
  - > Programming yield estimated at 80% or greater (ref note on ordering page(s))
- 45ns maximum address access time (-55°C to+125°C)
- TTL compatible input and TTL/CMOS compatible output levels
- Three-state data bus
- Low operating and standby current
  - > Operating: 80mA maximum @25MHz
    - Derating: 3mA/MHz
  - > Standby: 1.5mA maximum (post-rad)
- Radiation-hardened process and design; total dose irradiation testing to MIL-STD-883, Method 1019
  - > Total dose: 100krad to 1Megarad(Si)
  - > Onset LET: 57 MeV-cm<sup>2</sup>/mg
  - > SEL Immune ≥110 MeV-cm<sup>2</sup>/mg
- QML Q & V compliant part
  - > AC and DC testing at factory
- No post program conditioning
- Packaging options:
  - > 28-lead 50-mil center flatpack (0.490 x 0.74)
- V<sub>DD</sub>: 5.0volts ±10%
- Standard Microcircuit Drawing 5962-96891

## **Product Description**

The UT28F256QLE amorphous silicon redundant ViaLink<sup>™</sup> PROM is a high performance, asynchronous, radiationhardened, 32K x 8 programmable memory device. The UT28F256QLE PROM features fully asychronous operation requiring no external clocks or timing strobes. An advanced radiation-hardened twin-well CMOS process technology is used to implement the UT28F256QLE. The combination of radiation-hardness, fast access time, and low power consumption make the UT28F256QLE ideal for high speed systems designed for operation in radiation environments.



Figure 1: PROM Block Diagram

Version #: 1.0.1

1/21/2025

## **Device Operation**

The UT28F256QLE has three control inputs: Chip Enable ( $\overline{CE}$ ), Program Enable ( $\overline{PE}$ ), and Output Enable ( $\overline{OE}$ ); fifteen address inputs, A(14:0); and eight bidirectional data lines, DQ(7:0).  $\overline{CE}$  is the device enable input that controls chip selection, active, and standby modes. Asserting  $\overline{CE}$  causes IDD to rise to its active value and decodes the fifteen address inputs to select one of 32,768 words in the memory.  $\overline{PE}$  controls program and read operations. During a read cycle,  $\overline{OE}$  must be asserted to enable the outputs.

## **Pin Configuration**



Version #: 1.0.1

Radiation-Hardened 32K x 8 PROM

1/21/2025

### **Pin Names**

| A(14:0) | Address                |
|---------|------------------------|
| CE      | Chip Enable            |
| ŌĒ      | Output Enable          |
| PE      | Program Enable         |
| DQ(7:0) | Data Input/Data Output |

### Table 1. Device Operation Truth Table <sup>1</sup>

| ŌĒ | PE | CE | I/O Mode    | Mode    |
|----|----|----|-------------|---------|
| х  | 1  | 1  | Three-state | Standby |
| 0  | 1  | 0  | Data Out    | Read    |
| 1  | 0  | 0  | Data In     | Program |
| 1  | 1  | 0  | Three-state | Read 2  |

### Notes:

- 1. "X" is defined as a "don't care" condition.
- 2. Device active; outputs disabled.

## Absolute Maximum Ratings <sup>1</sup>

### (Referenced to VSS)

| Symbol           | Parameter                            | Limits                          | Units |
|------------------|--------------------------------------|---------------------------------|-------|
| V <sub>DD</sub>  | DC supply voltage                    | -0.3 to 6.0                     | v     |
| V <sub>I/O</sub> | Voltage on any pin                   | -0.5 to (V <sub>DD</sub> + 0.5) | v     |
| T <sub>STG</sub> | Storage Temperature                  | -65 to +150                     | °C    |
| PD               | Maximum power dissipation            | 1.5                             | w     |
| TJ               | Maximum junction temperature         | +175                            | °C    |
| Ο <sub>JC</sub>  | Thermal resistance junction to case2 | 3.3                             | °C/W  |
| l <sub>i</sub>   | DC input current                     | ±10                             | mA    |

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Test per MIL-STD-883, Method 1012, infinite heat sink.

Radiation-Hardened 32K x 8 PROM

1/21/2025

### **Recommended Operating Conditions**

| Symbol          | Parameter               | Limits               | Units |
|-----------------|-------------------------|----------------------|-------|
| V <sub>DD</sub> | Positive supply voltage | 4.5 to 5.5           | V     |
| T <sub>C</sub>  | Case temperature range  | -5.5 to +125         | °C    |
| V <sub>IN</sub> | DC input voltage        | 0 to V <sub>DD</sub> | V     |

## **DC Electrical Characteristics (Pre/Post-Radiation)**\*

## $(V_{DD} = 5.0V \pm 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)$

| Symbol                             | Parameter   | Condition   | MIN                   | MAX        | Unit     |
|------------------------------------|---|---|-----------------------|------------|----------|
| V <sub>IH</sub> <sup>5</sup>       | High-level input voltage  | (TTL)   | 2.4                   |            | v        |
| VIL <sup>5</sup>                   | Low-level input voltage   | (TTL)   |                       | 0.8        | v        |
| V <sub>OL1</sub>                   | Low-level output voltage  | I <sub>OL</sub> = 4.0mA , V <sub>DD</sub> = 4.5V(TTL)   |                       | 0.4        | v        |
| V <sub>OL2</sub>                   | Low-level output voltage  | I <sub>OL</sub> = 200μA, V <sub>DD</sub> = 4.5V(CMOS)   |                       | VSS + 0.10 | v        |
| V <sub>OH1</sub>                   | High-level output voltage   | I <sub>OH</sub> = -200μA, V <sub>DD</sub> = 4.5V(CMOS)  | V <sub>DD</sub> - 0.1 |            | v        |
| V <sub>OH2</sub>                   | High-level output voltage   | I <sub>OH</sub> = -2.0mA V <sub>DD</sub> = 4.5V(TTL)  | 2.4                   |            | v        |
| C <sub>IN</sub> <sup>1</sup>       | Input capacitance, all inputs except $\overline{PE}$<br>Input Capacitance $\overline{PE}$ | $ \int = 1 MHz, V_{DD} = 5.0V $ $V_{IN} = 0V $  |                       | 15<br>20   | pF       |
| C <sub>IO</sub> <sup>1</sup>       | Bidirectional I/O capacitance   | $\int = 1 \text{MHz}, \text{V}_{\text{DD}} = 5.0 \text{V} \text{V}_{\text{OUT}} = 0 \text{V}$                     |                       | 15         | pF       |
| I <sub>IN</sub>                    | Input leakage current   | $V_{IN} = 0V$ to $V_{DD}$ , all pins except $\overline{PE}$<br>$V_{IN} = V_{DD}$ , $\overline{PE}$ only           | -5                    | +5 132     | μΑ<br>μΑ |
| I <sub>OZ</sub>                    | Three-state output leakage current  | $V_{O} = 0V \text{ to } V_{DD}$ $V_{DD} = 5.5V$ $\overline{OE} = 5.5V$  | -10                   | +10        | μΑ       |
| l <sub>os</sub> <sup>2, 3</sup>    | Short-circuit output current  | $V_{DD} = 5.5V, V_{O} = V_{DD}$<br>$V_{DD} = 5.5V, V_{O} = 0V$  | -120                  | 120        | mA<br>mA |
| I <sub>DD1</sub> (OP) <sup>4</sup> | Supply current operating<br>@22.2MHz (45ns product)                                       | TTL input levels ( $I_{OUT} = 0$ ), VIL = 0.2V,<br>V <sub>DD</sub> , $\overline{PE} = 5.5V$                       |                       | 80         | mA       |
| I <sub>DD2</sub> (SB)post-rad      | Supply current standby  | $\frac{\text{CMOS input levels, V}_{IL} = V_{SS} + 0.25V}{\text{CE}} = V_{DD} - 025, \text{VIH} = V_{DD} - 0.25V$ |                       | 1.5        | mA       |

### Notes: \*Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1E6 rads(Si).

- 1. Measured only for initial qualification, and after process or design changes that could affect input/output capacitance.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Not more than one output may be shorted at a time for maximum duration of one second.
- 4. Derates at 3.2mA/MHz.
- 5.  $V_{IL}$  and  $V_{IH}$  for input signals A6, A7, A8, A9, A12, A13 and A14 guaranteed by design.

1/21/2025

## **Read Cycle**

A combination of  $\overline{PE}$  greater than V<sub>H</sub>(min), and  $\overline{CE}$  less than VIL(max) defines a read cycle. Read access time is measured from the latter of device enable, output enable, or valid address to valid data output.

An address access read is initiated by a change in address inputs while the chip is enabled with  $\overline{OE}$  asserted and  $\overline{PE}$  deasserted. Valid data appears on data output, DQ(7:0), after the specified tAVQV is satisfied. Outputs remain active throughout the entire cycle. As long as device enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time.

The chip enable-controlled access is initiated by  $\overline{CE}$  going active while  $\overline{OE}$  remains asserted,  $\overline{PE}$  remains deasserted, and the addresses remain stable for the entire cycle. After the specified tELQV is satisfied, the eight-bit word addressed by A(14:0) appears at the data outputs DQ(7:0).

Output enable-controlled access is initiated by  $\overline{OE}$  going active while  $\overline{CE}$  is asserted,  $\overline{PE}$  is deasserted, and the addresses are stable. Read access time is t<sub>GLQV</sub> unless t<sub>AVQV</sub> or t<sub>ELQV</sub> have not been satisfied.

## AC Characteristics Read Cycle (Post-Radiation)\*

| Sumbol                         | Parameter                              | 28F256-45 |     | Unit |
|--------------------------------|--|-----------|-----|------|
| Symbol                         | Parameter                              |           | MAX | Unit |
| t <sub>AVAV</sub> <sup>1</sup> | Read cycle time                        | 45        |     | ns   |
| t <sub>AVQV</sub>              | Read access time                       |           | 45  | ns   |
| t <sub>AXQX</sub> <sup>2</sup> | Output hold time                       | 0         |     | ns   |
| t <sub>GLQX</sub> <sup>2</sup> | OE -controlled output enable time      | 0         |     | ns   |
| t <sub>GLQV</sub>              | OE -controlled access time             |           | 15  | ns   |
| t <sub>GHQZ</sub>              | OE -controlled output three-state time |           | 15  | ns   |
| t <sub>ELQX</sub> <sup>2</sup> | CE -controlled output enable time      | 0         |     | ns   |
| t <sub>elqv</sub>              | CE -controlled access time             |           | 45  | ns   |
| t <sub>ehqz</sub>              | CE -controlled output three-state time |           | 15  | ns   |

## (V<sub>DD</sub> = 5.0V±10%; -55°C < T<sub>C</sub> < +125°C)

Notes: \*Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1.0E6 rads(Si).

- 1. Functional test.
- 2. Three-state is defined as a 200mV change from steady-state output voltage.

1/21/2025



Figure 2: PROM Read Cycle

## **Radiation Hardness**

The UT28F256QLE PROM incorporates special design and layout features which allow operation in high-level radiation environments. Frontgrade Colorado Springs has developed special low-temperature processing techniques designed to enhance the total-dose radiation hardness of both the gate oxide and the field oxide while maintaining the circuit density and reliability. For transient radiation hardness and latchup immunity, Frontgrade builds all radiation hardneed products on epitaxial wafers using an advanced twin-tub CMOS process. In addition, Frontgrade pays special attention to power and ground distribution during the design phase, minimizing dose-rate upset caused by rail collapse.

### **Radiation Hardness Design Specifications**<sup>1</sup>

| Total Dose  | 1E6     | rad(Si)                 |
|---|---------|-------------------------|
| Latchup LET Threshold   | >110    | MeV-cm <sup>2</sup> /mg |
| Memory Cell LET Threshold   | >100    | MeV-cm <sup>2</sup> /mg |
| Logic Onset LET   | >57     | MeV-cm <sup>2</sup> /mg |
| SEU Cross Section   | 9.4E-7  | cm²/device              |
| Error rate - geosynchronous orbit, Adams 90% worst case environment | 5.1E-15 | errors/device day       |

#### Note:

1. The PROM will not latchup during radiation exposure under recommended operating conditions.

Version #: 1.0.1

Radiation-Hardened 32K x 8 PROM

1/21/2025



Figure 3: AC Test Loads and Input Waveforms

- 1. 50pF including scope probe and test socket.
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point (TTL input =1.5V).

# FRONTGRADE DATASHEET

Version #: 1.0.1

UT28F256QLE

Radiation-Hardened 32K x 8 PROM

1/21/2025



Figure 4: 28-Lead 50-mil Center Flatpack (0.490 x 0.74)

- 1. All exposed metalized areas to be plated per MIL-PRF-38535.
- 2. The lid is connected to VSS.
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimension letters refer to MIL-STD-1835.
- 5. Lead position and coplanarity are not measured.
- 6. ID mark symbol is vendor option.
- 7. With solder, increase maximum by 0.003.
- 8. Total weight is approximately 2.4 grams.

Version #: 1.0.1

1/21/2025

## **Ordering Information**



- 1. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. Notes:
- 2. Lead finish (A, C, or X) must be specified.
- 3. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 4. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.
- 5. Device type 09 available with total dose of 1E5 rads(Si) or 3E5 rads(Si).
- 6. Users should reference the "QLE Programming Guide" and the "QLE Programming Notes" documents available under the Applications Notes tab of the Frontgrade HiRel Microelectronics Memory device webpage for programming instructions and information.

Version #: 1.0.1

1/21/2025





#### Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Military Temperature Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Radiation characteristics are neither tested nor guaranteed and may not be specified.
- 4. Prototype flow per Frontgrade Manufacturing Flows Document. Devices have prototype assembly and are tested at 25°C only. Radiation characteristics are neither tested nor guaranteed and may not be specified. Lead finish is gold only.
- 5. Extended Industrial Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -40°C, room temp, and 125°C. Radiation neither tested nor guaranteed.
- 6. Users should reference the "QLE Programming Guide" and the "QLE Programming Notes" documents available under the Applications Notes tab of the Frontgrade HiRel Microelectronics Memory device webpage for programming instructions and information.

## **Revision History**

UT28F256QLE

Radiation-Hardened 32K x 8 PROM

Version #: 1.0.1

1/21/2025

| Date       | Revision # | Author | Change Description   | Page #     |
|------------|------------|--------|--|------------|
| March 2007 |            |        | Initial revision used for change tracking purposes   |            |
| Feb 2020   | MJL        |        | Added programming yield estimate on page #1<br>Added note 5 to page 9 and note 6 to page 10.   | p.1, 9, 10 |
| April 2022 |            |        | Added reference to note 5 to VIL VIH specifications and added note 5 to bottom of DC Electrical Characteristics table page 4.  | p. 4       |
| Jan 2025   | 1.0.1      | MJL    | Corrected ordering pages part number which was corrupted during<br>Frontgrade conversion. Removed programming failure non guarantee notice<br>from notes on both SMD and Frontgrade ordering information pages | p.10, 11   |

## **Datasheet Definitions**

|                       | Definition  |
|-----------------------|---|
| Advanced Datasheet    | Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> . |
| Preliminary Datasheet | Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.  |
| Datasheet             | Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.   |

**Frontgrade Technologies Proprietary Information** Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.