APPLICATION NOTE

UT32M0R500-EVB

Users Guide

5/20/2021 Version #: 1.1.0 Version #: 1.1.0

Product Name	Manufacturer Part Number	SMD #	Device Type
Arm Cortex M0+	UT32M0R500	5962-17212	01

Table 1: Cross Reference of Applicable Products

1.0 Introduction

The UT32MOR500-EVB Development Board provides a comprehensive and rapid prototyping platform for the UT32MOR500 Microcontroller. The Arduino[™] Uno connectivity and full product pinout allow for easy expansion and accessibility. Along with the microcontroller, the subject board supports an external clock, includes JTAG connectors for debugging, and USB-to-UART connectors for communicating from a PC.



Figure 1: UT32M0R500 Evaluation Board

2.0 Reference Documents

Description	Reference Document
UT32M0R500 Datasheet	https://frontgrade.com/sites/default/files/documents/Datasheet-UT32M0R500.pdf
ARM Keil ULINK2 Hardware Debugger	http://www2.keil.com/mdk5/ulink

3.0 Block Diagram Description and Picture



Figure 2: UT32M0R500 EVB Description

Version #: 1.1.0

4.0 Jumper and Switch Setting Summary

Jumper	Setting	Description/Comments
JP1	Shunt Pin 1 to 2 \rightarrow Connect 3.3V Digital Supply	Shunt to provide power to board from the VIN pin. If implemented, make sure to disconnect the AC wall plug.
JP2	Shunt Pin 1 to 2 \rightarrow Connect 3.3V Digital Supply	Required for device operation
JP3	Shunt Pin 1 to 2 \rightarrow Connect 3.3V Analog Supply	Required for device operation
JP4	Shunt Pin D to A	Connects digital and analog grounds
JP5	Shunt Pin 1 to 2 \rightarrow Connect CLKSEL pin to VDD Shunt Pin 2 to 3 \rightarrow Connect CLKSEL pin to GND	Shunt required for proper operation, see Clock Source Options
JP6	Shunt for BOOTCFG1 \rightarrow Connect LEDs to VDD	Provides power to LEDs connected to BOOTCFG1 and power for SW1. JP8 also required.
JP7	Shunt for BOOTCFG0 \rightarrow Connect SW0 to U4	JP9 also required.
JP8	Shunt for BOOTCFG1 \rightarrow Connect SW1 to U4	JP6 also required.
JP9	Shunt for BOOTCFG0 \rightarrow Connect LEDs to VDD	Provides power to LEDs connected to BOOTCFG0 and power for SW1. JP7 also required.
J1	External connection for 12V input to VIN signal	
J7	SMA connector for CLKOUT signal	JP5 must be connected to VDD when applying clock signal to this pin.
18	SMA connector for CLKIN signal	JP5 must be connected to VDD when applying clock signal to this pin.
19	USB mini-B connector for USB0	Connection for communicating to U4 over USB through UART0
J10	20-pin JTAG interface connector	
J11	USB mini-B connector for USB1	Connection for communicating to U4 over USB through UART1
J13	Arduino connector	
J14	Arduino connector	
J16	Arduino connector	
J17	Arduino connector	
H1(J12)	Connector for U4	
H2(J18)	20-pin header for AIN6 – AIN15 input	
H3(J14)	Connector for U4	
SW1	Toggle switch for BOOTCFG1 selection	
SW2	Toggle switch for BOOTCFG0 selection	
PB1	RESET Button	
U4	UT32M0R500 device	

5.0 Power Supply and Power Selections

The UT32M0R500-EVB has two options for providing power to the board. The first option is to provide power via the AC wall supply provided with the development board. The second option is to provide 7V - 12V to VIN (J1).

NOTE: Make sure you only use one of the mentioned methods

6.0 Boot Configuration Options

The UT32M0R500 device has three different boot modes configured through the BOOTCFG pins. The UT32M0R500EVB supports the control of the BOOTCFG pins through two methods. The first method is via SW1 and SW0. To use SW1 and SW0, jumpers JP6 – JP9 must be in place. The second method that allows for control of the BOOTCFG pins is through H2 (pins 17 and 19).

Boot Mode Selection Pins		Boot	Description
BOOTCFG1	BOOTCFG2	wode	
0	0	0	Load image from internal Flash memory into SRAM and execute
0	1	1	Reserved
1	0	2	Load/Update image over UART0 into flash (reset required)
1	1	3	Load/Update image over CAN0 into flash (reset required)

NOTE: For control through H2, make sure to remove jumper JP6 – JP9.

7.0 Clock Source Options

The UT32M0R500-EVB supports all clocking options for the UT32M0R500 microcontroller. There is the option to use the internal clock source or use an external source. This is determined by the CLKSEL pin, which is controlled by JP5. For the external clock source, the UT32M0R500 can utilize a clock signal (square wave with 50% duty cycle) or crystal oscillator input. In the case of the external clock source, the UT32M0R500-EVB can support a clock source by connecting to the SMA connectors (J7 and J8). Another option is populate the board with a crystal oscillator and support circuitry.

CLKSEL	Description
0	Selects internal clock
1	Selects the External Crystal Source External clock of crystal oscillator or clock signal on CLKIN support

8.0 Programming and Debugging Interface

The UT32M0R500-EVB supports programming and communicating with the microcontroller over UART. For programming the microcontroller, the UART0 peripheral is used. To facilitate communicating over UART from a PC, the EVB includes to USB-to-UART converters connected on USB0 and USB1 for UART0 and UART1 respectively. Where both UARTs can be utilized for communication, only UART0 (via USB0) can be used for programming.

The UT32M0R500-EVB supports debugging through the 20-pin JTAG (J10) interface. To program the UT32M0R500 over JTAG only the ARMKeil ULINK2 hardware debugger is officially supported.

8.1 Creating a Project with Keil µVision IDE



- 1. Launch Keil uVision 🛛
- 2. From the Project menu, select New uVision Project....
- 3. Under the directory of choice, specify the project name as **helloword** and click Save, see Figure 3.



Figure 3: Project Setup

4. Select **Device** and click **OK**, see figure 4.

evice			
	Software Packs	•	
Vendor:	ARM		
Device:	ARMCMOP		
Toolset:	ARM		
Search:		_	
		Description:	
	ARM ARM Cortex M0 ARM Cortex M0 plus ARM Cortex M23 ARM Cortex M3 ARM Cortex M3 ARM Cortex M3 ARM Cortex M4 ARM Cortex M4	The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: - simple, easy-to-use programmers model - highly efficient ultra-low power operation - excellent code density - deterministic, high performance interrupt handling - upward compatibility with the rest of the Cortex-M processor family.	*
	ARM SC000	•	-

Figure 4: Select Device

5. Click the Manage Run-Time Environment symbol 🗇 and under Software Component, select the appropriate components and click OK, see Figure 5.

tware Component	Sel.	Variant	Version	Description
- 💠 CMSIS				Cortex Microcontroller Software Interface Components
CORE	v		5.0.1	CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M
DSP			1.5.1	CMSIS-DSP Library for Cortex-M, SC000, and SC300
🖶 💠 RTOS (API)			1.0.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
🗄 🚸 RTOS2 (API)			2.1.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
🗈 💠 CMSIS Driver				Unified Device Drivers compliant to CMSIS-Driver Specifications
🗉 💠 Compiler		ARM Compiler	1.2.0	Compiler Extensions for ARM Compiler 5 and ARM Compiler 6
🗈 💠 Data Exchange				Software Components for Data Exchange
🗈 🚸 Device				Startup, System Setup
Startup	V		1.0.1	System and Startup for Generic ARM Cortex-M0+ device
🛛 💠 File System		MDK-Pro 🔻	6.9.8	File Access on various storage devices
🗄 💠 Functional Safety				Yogitech fRSTL Safety Software Component
🗈 💠 Graphics		MDK-Pro 💌	5.36.6	User Interface on graphical LCD displays
🛛 💠 Network		IwIP -	1.4.1	Network IwIP Bundle
🗉 🚸 Oryx Embedded Middleware		Oryx Embedded Mi	1.7.2	Middleware package(CycloneTCP, CycloneSSL and CycloneCrypto)
🗉 💠 RTOS		Micrium	1.0.0	Micrium Real Time Kernel
🗉 🚸 Security				
🗈 🚸 USB		MDK-Pro 💌	6.11.0	USB Communication with various device classes
🗈 💠 mbed				
🗄 🚸 wolfSSL		wolfSSL	3.9.0	wolfSSL: SSL/TLS and Crypt Library

Figure 5: Software Components

Version #: 1.1.0

- 6. Under the folder where the project was created, create a **src** folder for the **.c** files. In the **Project**, double-click **Source Group 1** and rename it to **hello_src**.
- 7. Right-click on hello_src and click on Add New Item to Group 'hello_src'.... Add a new C source file, hello_test.c and copy the following code.

```
#include <stdio.h>
#include "UT32MOR500.h"
#include "UT32mO_uart.h"

UART_TypeDef *UART0 = (UART_TypeDef *) UART0_BASE;
UART_InitTypeDef UART_InitStruct;
uint32_t ActualBaudRate;

int main (void) {
    UART_StructInit (&UART_InitStruct);
    ActualBaudRate=UART_Init (UART0, &UART_InitStruct);
    UART_Cmd (UART0, ENABLE, ENABLE);
        for(;;) {
            printf("Hello World!!!\r\n");
            }
}
```

8. Right-click on Target1 and select Add Group... to create groups for source and include files for Frontgrade's Standard Peripheral Library. Add sources and include files to their respective directories, see Figure 6



Figure 6: Add Source and Include Files

9. Right-click on Target1 and select Options for Target 'Target 1'.... see Figures 7-17 for basic settings-

Change setting according to the particular project. For C/C++ and Asm tabs, click and setup the compiler include paths; see Figure 11 and Figure 12. Leave the other tabs with defaults.

	ИСМОР		Xtal (MHz):	50.0	Code C	Generation Compiler:	Use default	compiler version	on 💌
perating	system:	None		-					
ystem V	iewer File:				ΓU	se Cross-I	Module Optimiza	tion	
✓ Use Read/	Custom Fi Only Memo	le ory Areas			Read/	Write Men	nory Areas		
default	off-chip	Start	Size	Startup	default	off-chip	Start	Size	NoInit
Г	ROM1:			- c	Г	RAM1:			- r
	ROM2:		í —	- c		RAM2:		<u> </u>	
_	ROM3:		<u> </u>	- c		RAM3:	<u></u>	í —	
	on-chip		,		1000	on-chip			
-		0x20000000	0x16000	œ		IRAM1:	0x20016000	Dx20000	
- -	IROM1:								

Figure 7: Target

vice Target Output Listing User C/C++ Asm Linker Debug	Utilities
Select Folder for Objects Name of Executable: hellow	world
	_
✓ Debug Information	Create Batch File
✓ Create HEX File	
✓ Browse Information	
C Create Library: .\Objects\helloworld.lib	

Figure 8: Output

Version #: 1.1.0

vice	Target Output Listin	use Use	r C/C++ Asm	Link	er Debug Utilities	
	Select Folder for Listings	ļ	Page V	Vidth:	79 + Page Length: 66 +	
V	Assembler Listing: .\Listi Cross Reference	ngs*.lst	8			
	C Compiler Listing:\List	ings*.tx \ Listing s	t \$ *]			
	Linker Listing: .\Listings	hellowo	rld.map			
	Memory Map	~	Symbols	~	Size Info	
	Callgraph	~	Cross Reference	✓	Totals Info	
				~	Unused Sections Info	
				~	Veneers Info	

Figure 9: Listing

Command Items	User Command		Stop on Exi	S
Before Compile C/C++ Fil	e			
Run #1		1	Not Specified	
Run #2			Not Specified	
Before Build/Rebuild				
<mark> Run</mark> #1		<u></u>	Not Specified	
Run #2		1	Not Specified	
After Build/Rebuild				
Run #1			Not Specified	
Run #2		1	Not Specified	
□ <u>R</u> un 'After-Build' Conditional	lly			

Figure 10: User

Version #: 1.1.0

Options for Target 'Group 1'					×	
Device Target Output Listing	User C/C++	Asm Linker	Debug Utilities			
Preprocessor Symbols						
Undefine:						
Language / Code Generation -						
Execute-only Code		Strict ANSI C		Wamings:	_	
Optimization: Level 0 (-00)		Enum Container	always int	All Warnings	-	
Optimize for Time		Plain Char is Sigr	ned	🔲 Thum <u>b</u> Mode		
Split Load and Store Multiple	, 🗆	Read-Only Positi	on Independent	No Auto Includes		
✓ One ELF Section per Function	on 🗆	<u>R</u> ead-Write Posit	ion Independent	C99 Mode		
Include Paths\StdPeriphLib\inc;\UT32RM0SpecificARM\inc;\PrintfSupport;\ConsoleAPI Misc Controls						
Compiler control string	k-M0+ -D_EVAL - ificARM∕inc -I/F	Hi-g -O0apcs≕in PrintfSupport -I/0	terworksplit_sect ConsoleAPI	ions -1/StdPeriphLib/ir	10 A	
-	ОК	Cancel	Defaults		Help	

Figure 11: C/C++ Include Paths

Options for Target 'Group 1'		×
Device Target Output Listing User	C/C++ Asm Linker Debug Utilities	
─ Conditional Assembly Control Symbols —		
Define:		
U <u>n</u> define:		
Language / Code Generation		
Read-Only Position Independent	Split Load and Store Multiple	
Read- <u>W</u> rite Position Independent	Den and store marking	
Thumb Mode	Execute-only Code	
☐ No W <u>a</u> mings	☐ No Auto Includes	
Include Paths <u>Misc</u>	\$	
Controls Assemblercpu Cortex-M0+ -Hipd "E control -I.\RTE_Group_1 string	EVAL SETA 1" -gapcs=interwork -I\UT32RM0SpecificARM\inc	* *
ок	Cancel Defaults	Help

Figure 12: ASM Include Paths

Version #: 1.1.0

Options for	Target 'Target 1'			×
Device Targe	t Output Listing User C/C++ Asm	Linker Debug	Utilities	
I⊽ Use Mem Make Make Make Dont Repo	ory Layout from Target Dialog RW Sections Position Independent RO Sections Position Independent Search Standard Libraries t 'might fail' Conditions as Errors	<u>X</u> /O Base: <u>R</u> /O Base: R/ <u>W</u> Base <u>d</u> isable Warnings:	Dx00000000 Dx20000000	
Scatter File			•	Edit
<u>M</u> isc controls				÷
Linker control string	cpu Cortex-M0+ *.o strictscatter ".\Objects\gpio_test.sct"			A T
	ОК	Cancel Def	aults	Help

Figure 13: Linker

😗 Options for Target 'Group 1'	X				
Device Target Output Listing User C/C++ Asm C Use Simulator with restrictions Settings Limit Speed to Beal-Time	Linker Debug Utilities]				
✓ Load Application at Startup ✓ Run to main() Initialization File:	Load Application at Startup Run to main() Initialization File:UT32RM0SpecificARM\UT32M0_SR/				
Restore Debug Session Settings Image: Section Settings Image: Section Settings Image: Section Settings Image: Section Section Settings Image: Section Section Settings Image: Section Section Section Settings Image: Section Sec	Restore Debug Session Settings				
CPU DLL: Parameter:	Driver DLL: Parameter:				
SARMCM3.DLL	SARMCM3.DLL				
Dialog DLL: Parameter:	Dialog DLL: Parameter:				
DARMCM1.DLL pCM0+	TARMCM1.DLL pCM0+				
Manage Component Viewer Description Files OK Cancel Defaults Help					

Figure 14: Debug

Version #: 1.1.0

To get to Figures 15-17, click "Settings" in the top right of Figure 14

ULINK USB - JTAG/SW Adapter		Device Chain			- 0000
Serial No: Any		IDCODE	Device Name	IR len	Move
ULINK Version: ULINK2	TDO	⊙ 0x0BA01477	ARM CoreSight JTAG-DP	4	Up
Device Family: Cortex-M	TDI				Down
Firmware Version: V2.03	Au	tomatic Detection	ID CODE:		1
Max Clock: 1MHz	Add	1 Delete U	odate IR len:	A	P: 0x00
Debug Connect & Reset Options			Cache Options	nload Option	s
Connect: Normal Res	et: Autodet	ect 💌	✓ Cache Code ✓ Cache Memory ✓ Cache Memory	/erify Code D)ownload to	ownload Flash

Figure 15: Debug JTAG Settings

bug Trace Flash Download	d	
Core Clock: 10.000000 M	1Hz 🔲 Trace Enable	
Trace Port	Timestamps	Trace Events
Serial Wire Output - UART/N	RZ 🚽 🛛 🗹 Enable 🛛 Prescaler:	1 🗾 🔽 CPI: Cycles per Instruction
SWO Clock Prescaler:	PC Sampling itodetect Prescaler: 1024* MHz Periodic Period: <0is	EXC: Exception overhead SLEEP: Sleep Cycles LSU: Load Store Unit Cycles FOLD: Folded Instructions FXCTBC: Exception Tracing
ITM Stimulus Ports	31 Port 24 23 Port 16	6 15 Port 8 7 Port 0
Enable: 0xFFFFFFFF		অব্যার্থবার্যার ব্যার্থবার্যার
	Ded 21 24 17 Ded 22 16 1	Port 15.9 Port 7.0

Figure 16: Trace JTAG Settings

Version #: 1.1.0

Cortex-M Target Driver Setup				×
Debug Trace Flash Download				
Download Function C Erase Full Chip C Erase Sectors C Do not Erase Programming Algorithm	 ✓ Program ✓ Verify ✓ Reset and F 	RAM for J Start:	Algorithm Dx20000000 Size: 0x1000	
Description	Device Size	Device Type	Address Range	
,		Start:	Size:	
	Add	Remove		
	OF	Cance	al	Help

Figure 17: Flash Download JTAG Settings

10. In the Project Explorer view, click on and **Build Project**.

11. Start the debugger and run 💷 the application. Display the output using a Terminal, see Figure 12.

🖳 COM7:19200eaud - Tera Term VT			×10032-0	X
File Edit Setup Control Window Help	6			
Hello Worldf -				-
Hello Vorld?? Hello Vorld??				1
Hello Vorldti				
Hello World?!				

Figure 18: Hello World Display

Version #: 1.1.0

8.2 UART Terminal Configuration

To program the UT32M0R500 via UART, confirm that the switches for BOOTCFG are in the b'10 position. This enables the UART interface (UART0: UART0_RXD and UART0_TXD) peripheral. The UART0 is initialized to operate at 19200 baud, with 8 databits, 1 stop bit, no parity, and flow control off.

During the UARTO firmware update process, the UT32M0R500's BootRom expects an Intel Hex record file to be uploaded. Depending on the host terminal emulator, the carriage return (0x0D) and line feed (0x0A) characters may be deleted in each line. These characters are required for successful upload. To avoid this, it is recommended that the Intel Hex record be uploaded in the 'binary' mode (as opposed to ASCII).

To prevent overrunning the UT32M0R500's UART receiver, two features need to be enabled prior to file upload. First, "line pacing" should be set to 10 milliseconds (ms). Second, XON/XOFF (software) flow control should be enabled during the update.

8.3 Uploading a HEX File Via UART

Before sending an Intel Hex record file, ensure you have a proper connection established by pushing the RESET button (PB1). You should see the following output:



You can now see the menu of commands by sending '?' or just hitting return. For this example, the Intel Hex record file will be written into the NOR Flash in image 0. To access the NOR Flash, send 'DEV -tN' to set your target device. Then, send 'IMG -n0' to select image 0.



To ensure previous uploads don't interfere with this upload, send the command 'ERS' to erase the current image. To check if 'ERS' was successful, send the command 'VFY'. Don't worry about any ERROR message, just make sure that Embedded = 0xFFFF. You can now program your board with 'PGM –fH'. You will see:



You can upload your file (check the above features are enabled). If the file uploads successfully, you will see:

?/. Programming complete — check progress stream for any 'E/1/2/3' (errors) Version #: 1.1.0

If the upload has no errors, send VFY again. Take note of the Calculated value.





Finally send 'VFY' again. This time, you should see that CRC matches the expected value. You may now change BOOTCFG to b'00 and hit RESET (PB1) to run your program.

Version #: 1.1.0

UT32M0R500-EVB

Users Guide



Version #: 1.1.0

UT32M0R500-EVB

Users Guide



Version #: 1.1.0

Users Guide



Version #: 1.1.0

UT32M0R500-EVB

Users Guide



Version #: 1.1.0

UT32M0R500-EVB

Users Guide



Version #: 1.1.0

UT32M0R500-EVB

Users Guide



Revision History

Date	Revision #	Author	Change Description	Page #
11/2017	0.0.1	OW/AW	DRAFT	
12/2017	0.0.2	OW/AW	DRAFT REVISON	
12/2017	0.0.3/4	OW/AW	Added information on setting up a project and running a sample program. Added information on how to program over UART.	
12/2017	0.1.0	OW/AW	Draft release.	
3/2018	1.0.0	OW/AW/JA	Initial Release	
5/20/2021	1.1.0	ow	Updated template; Added the remaining 'Target 1' generic settings pictures, including the JTAG/Cortex M setup	

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.