



FRONTGRADE

DATASHEET

UT8R1M39, UT8R2M39, UT8R4M39

40, 80, 160 Megabit SRAM MCM

11/18/2025
Version #: 1.0.1

Features

- 20ns Read, 10ns Write maximum access times available
- Functionally compatible with traditional 1M, 2M or 4M x 39 SRAM devices
- CMOS compatible input and output levels, three-state bidirectional data bus
 - I/O Voltages 2.3V to 3.6V, 1.7V to 2.0V core
- Available densities:
 - UT8R1M39: 40, 894, 464 bits
 - UT8R2M39: 81, 788, 928 bits
 - UT8R4M39: 163, 577, 856 bits
- Operational environment:
 - Total-dose: 100 krad(Si)
 - SEL Immune: ≤ 110 MeV-cm²/mg
 - SEU error rate = 7.3×10^{-7} errors/bit-day assuming geosynchronous orbit, Adam's 90% worst environment.
- Packaging options:
 - 132-lead side-brazed dual cavity ceramic quad flatpack
- Standard Microelectronics Drawing:
 - UT8R1M39: 5962-10205
 - QML Q, Q+ and V compliant
 - UT8R2M39: 5962-10206
 - QML Q, Q+, and V compliant
 - UT8R4M39: 5962-10207
 - QML Q and Q+ compliant part

Introduction

The UT8R1M39, UT8R2M39, and UT8R4M39 are high performance CMOS static RAM multichip modules (MCMs) organized as two, four or eight individual 524,288 words x 39 bits dice respectively. Easy memory expansion is provided by active LOW chip enables (\overline{En}), an active LOW output enable (\overline{G}), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected.

Writing to the device is accomplished by driving one of the chip enable (\overline{En}) inputs LOW and the write enable (\overline{W}) input LOW. Data on the 39 I/O pins (DQ0 through DQ38) is then written into the location specified on the address pins (A0 through A18). Reading from the device is accomplished by driving one of the chip enables (\overline{En}) and output enable (\overline{G}) LOW while driving write enable (\overline{W}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. **Note:** Only one \overline{En} pin may be active at any time.

The 39 input/output pins (DQ0 through DQ38) are placed in a high impedance state when the device is deselected (\overline{En} HIGH), the outputs are disabled (\overline{G} HIGH), or during a write operation (\overline{En} LOW, \overline{W} LOW).




Figure 1. Block Diagram




Figure 2. Pin Diagram

Notes:

1. NC=Pins are not connected on die.
2. (NC) = Depending on product version, the pin may be either an enable signal as named or NC.
3. Each TOP and BOT signal for DQ38 through DQ32 must be externally connected by user.

Table 1. Pin Description

Pin	Type	Description
A(18:0)	I	Address Input
DQ(38:0)	BI	Data Input/Output
En#*	I	Enable (Active Low)
W#	I	Write Enable (Active Low)
G#	I	Output Enable (Active Low)
V _{DD1}	P	Power (1.8V nominal)
V _{DD2}	P	Power (3.3V nominal)
V _{SS}	P	Ground

Note:

1. *n represents any number of individual MCM (multichip module) die enables. May be 1-8 depending on device option.

Table 2. Device Option: Signal and Pin Description

Package Pin Number	UT8R1M39 Signal Name	UT8R2M39 Signal Name	UT8R4M39 Signal Name	Device Pin Description
1	TOP_DQ38	TOP_DQ38	TOP_DQ38	Data I/O 1
2	BOT_DQ38	BOT_DQ38	BOT_DQ38	Data I/O 1
3	DQ0	DQ0	DQ0	Data I/O
4	DQ1	DQ1	DQ1	Data I/O
5	DQ2	DQ2	DQ2	Data I/O
6	DQ3	DQ3	DQ3	Data I/O
7	V _{DD2}	V _{DD2}	V _{DD2}	PWR
8	V _{SS}	V _{SS}	V _{SS}	PWR
9	DQ4	DQ4	DQ4	Data I/O
10	DQ5	DQ5	DQ5	Data I/O
11	DQ6	DQ6	DQ6	Data I/O
12	DQ7	DQ7	DQ7	Data I/O
13	V _{DD1}	V _{DD1}	V _{DD1}	PWR
14	V _{SS}	V _{SS}	V _{SS}	PWR
15	NC	NC	NC	NC
16	V _{DD2}	V _{DD2}	V _{DD2}	PWR
17	NC	NC	NC	NC
18	V _{DD2}	V _{DD2}	V _{DD2}	PWR
19	NC	NC	NC	NC
20	V _{SS}	V _{SS}	V _{SS}	PWR
21	V _{DD1}	V _{DD1}	V _{DD1}	PWR
22	DQ8	DQ8	DQ8	Data I/O

Package Pin Number	UT8R1M39 Signal Name	UT8R2M39 Signal Name	UT8R4M39 Signal Name	Device Pin Description
23	DQ9	DQ9	DQ9	Data I/O
24	DQ10	DQ10	DQ10	Data I/O
25	DQ11	DQ11	DQ11	Data I/O
26	V _{SS}	V _{SS}	V _{SS}	PWR
27	V _{DD2}	V _{DD2}	V _{DD2}	PWR
28	DQ12	DQ12	DQ12	Data I/O
29	DQ13	DQ13	DQ13	Data I/O
30	DQ14	DQ14	DQ14	Data I/O
31	DQ15	DQ15	DQ15	Data I/O
32	TOP_DQ32	TOP_DQ32	TOP_DQ32	Data I/O 1
33	TOP_DQ33	TOP_DQ33	TOP_DQ33	Data I/O 1
34	TOP_DQ34	TOP_DQ34	TOP_DQ34	Data I/O 1
35	A11	A11	A11	ADDRESS INPUT
36	A12	A12	A12	ADDRESS INPUT
37	A13	A13	A13	ADDRESS INPUT
38	V _{SS}	V _{SS}	V _{SS}	PWR
39	NC	NC	NC	NC
40	NC	NC	NC	NC
41	NC	NC	NC	NC
42	V _{DD2}	V _{DD2}	V _{DD2}	PWR
43	NC	NC	NC	NC
44	V _{DD1}	V _{DD1}	V _{DD1}	PWR
45	NC	NC	E7#	CONTROL INPUT ²
46	NC	NC	E5#	CONTROL INPUT ²
47	NC	E3#	E3#	CONTROL INPUT ²
48	E1#	E1#	E1#	CONTROL INPUT
49	V _{DD1}	V _{DD1}	V _{DD1}	PWR
50	G#	G#	G#	CONTROL INPUT
51	V _{SS}	V _{SS}	V _{SS}	PWR
52	E2#	E2#	E2#	CONTROL INPUT
53	NC	E4#	E4#	CONTROL INPUT ²
54	NC	NC	E6#	CONTROL INPUT ²
55	NC	NC	E8#	CONTROL INPUT ²
56	V _{DD1}	V _{DD1}	V _{DD1}	PWR
57	V _{DD2}	V _{DD2}	V _{DD2}	PWR
58	V _{SS}	V _{SS}	V _{SS}	PWR
59	V _{SS}	V _{SS}	V _{SS}	PWR
60	NC	NC	NC	NC

Package Pin Number	UT8R1M39 Signal Name	UT8R2M39 Signal Name	UT8R4M39 Signal Name	Device Pin Description
61	NC	NC	NC	NC
62	V _{SS}	V _{SS}	V _{SS}	PWR
63	A14	A14	A14	ADDRESS INPUT
64	A15	A15	A15	ADDRESS INPUT
65	A16	A16	A16	ADDRESS INPUT
66	BOT_DQ34	BOT_DQ34	BOT_DQ34	Data I/O ¹
67	BOT_DQ33	BOT_DQ33	BOT_DQ33	Data I/O ¹
68	BOT_DQ32	BOT_DQ32	BOT_DQ32	Data I/O ¹
69	DQ31	DQ31	DQ31	Data I/O
70	DQ30	DQ30	DQ30	Data I/O
71	DQ29	DQ29	DQ29	Data I/O
72	DQ28	DQ28	DQ28	Data I/O
73	V _{DD2}	V _{DD2}	V _{DD2}	PWR 1
74	V _{SS}	V _{SS}	V _{SS}	PWR
75	DQ27	DQ27	DQ27	Data I/O
76	DQ26	DQ26	DQ26	Data I/O
77	DQ25	DQ25	DQ25	Data I/O
78	DQ24	DQ24	DQ24	Data I/O
79	V _{DD1}	V _{DD1}	V _{DD1}	PWR
80	V _{SS}	V _{SS}	V _{SS}	PWR
81	NC	NC	NC	NC
82	V _{DD2}	V _{DD2}	V _{DD2}	PWR
83	NC	NC	NC	NC
84	V _{DD2}	V _{DD2}	V _{DD2}	PWR
85	NC	NC	NC	NC
86	V _{SS}	V _{SS}	V _{SS}	PWR
87	V _{DD1}	V _{DD1}	V _{DD1}	PWR
88	DQ23	DQ23	DQ23	Data I/O
89	DQ22	DQ22	DQ22	Data I/O
90	DQ21	DQ21	DQ21	Data I/O
91	DQ20	DQ20	DQ20	Data I/O
92	V _{SS}	V _{SS}	V _{SS}	PWR
93	V _{DD2}	V _{DD2}	V _{DD2}	PWR
94	DQ19	DQ19	DQ19	Data I/O
95	DQ18	DQ18	DQ18	Data I/O
96	DQ17	DQ17	DQ17	Data I/O
97	DQ16	DQ16	DQ16	Data I/O
98	BOT_DQ35	BOT_DQ35	BOT_DQ35	Data I/O ¹

Package Pin Number	UT8R1M39 Signal Name	UT8R2M39 Signal Name	UT8R4M39 Signal Name	Device Pin Description
99	TOP_DQ35	TOP_DQ35	TOP_DQ35	Data I/O ¹
100	BOT_DQ36	BOT_DQ36	BOT_DQ36	Data I/O ¹
101	TOP_DQ36	TOP_DQ36	TOP_DQ36	Data I/O ¹
102	A10	A10	A10	ADDRESS INPUT
103	A9	A9	A9	ADDRESS INPUT
104	A8	A8	A8	ADDRESS INPUT
105	A7	A7	A7	ADDRESS INPUT
106	V _{DD1}	V _{DD1}	V _{DD1}	PWR
107	V _{SS}	V _{SS}	V _{SS}	PWR
108	A6	A6	A6	ADDRESS INPUT
109	W#	W#	W#	CONTROL INPUT
110	A18	A18	A18	ADDRESS INPUT
111	NC	NC	NC	NC
112	V _{DD1}	V _{DD1}	V _{DD1}	PWR
113	NC	NC	NC	NC
114	NC	NC	NC	NC
115	V _{DD1}	V _{DD1}	V _{DD1}	PWR
116	NC	NC	NC	NC
117	V _{SS}	V _{SS}	V _{SS}	PWR
118	NC	NC	NC	NC
119	NC	NC	NC	NC
120	V _{DD1}	V _{DD1}	V _{DD1}	PWR
121	NC	NC	NC	NC
122	A17	A17	A17	ADDRESS INPUT
123	A5	A5	A5	ADDRESS INPUT
124	A4	A4	A4	ADDRESS INPUT
125	V _{SS}	V _{SS}	V _{SS}	PWR
126	V _{DD1}	V _{DD1}	V _{DD1}	PWR
127	A3	A3	A3	ADDRESS INPUT
128	A2	A2	A2	ADDRESS INPUT
129	A1	A1	A1	ADDRESS INPUT
130	A0	A0	A0	ADDRESS INPUT
131	TOP_DQ37	TOP_DQ37	TOP_DQ37	Data I/O ¹
132	BOT_DQ37	BOT_DQ37	BOT_DQ37	Data I/O ¹

Notes:

1. NC pins are not connected on the die.
2. Each TOP and BOT signal pin for DQ38 through DQ32 must be externally connected together by user.
3. Control input when declared as En#, otherwise pin is NC.

Device Operation

The SRAMs have control inputs called Chip Enable ($\overline{\text{En}}$), Write Enable ($\overline{\text{W}}$), and Output Enable ($\overline{\text{G}}$); 19 address inputs, $\text{A}(18:0)$; and 39 bidirectional data lines, $\text{DQ}(38:0)$. The $\overline{\text{En}}$ (chips enable) controls selection between active and standby modes. Asserting $\overline{\text{En}}$ enables the device, causes IDD to rise to its active value, and decodes the 19 address inputs. Only one chip enable may be active at anytime. $\overline{\text{W}}$ controls read and write operations. During a read cycle, $\overline{\text{G}}$ must be asserted to enable the outputs.

Table 3. SRAM Device Control Operation Truth Table

$\overline{\text{G}}$	$\overline{\text{W}}$	$\overline{\text{En}}$	I/O Mode	Mode
X	X	H	DQ(38:0) 3-State	Standby
L	H	L	DQ(38:0) Data Out	Word Read
H	H	L	DQ(38:0) All 3-State	Word Read ²
X	L	L	DQ(38:0) Data In	Word Write

Notes:

1. "X" is defined as a "don't care" condition.
2. Device active; outputs disabled.

Read Cycle

A combination of $\overline{\text{W}}$ greater than V_{IH} (min) with a single $\overline{\text{En}}$ and $\overline{\text{G}}$ less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of device enable, output enable, or valid address to valid data output. Read cycles initiate with the assertion of any chip(s) enable or any address input change while any or all chip enables are asserted.

SRAM Read Cycle 1, the Address Access in Figure 3a, is initiated by a change in address inputs after a single $\overline{\text{En}}$ is asserted, $\overline{\text{G}}$ is asserted, $\overline{\text{W}}$ is deasserted and are all stable. Valid data appears on data outputs DQ(38:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as device enable and output enable are active, the minimum time between valid address changes is specified by the read cycle time (t_{AVAV1}). Changing addresses, prior to satisfying t_{AVAV} minimum, results in an invalid operation. Invalid read cycles will require reinitialization.

SRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 3b, is initiated by a single $\overline{\text{En}}$ going active while $\overline{\text{G}}$ remains asserted, $\overline{\text{W}}$ remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the 39-bit word addressed by $\text{A}(18:0)$ is accessed and appears at the data outputs DQ(38:0).

SRAM Read Cycle 3, the Output Enable-controlled Access in Figure 3c, is initiated by $\overline{\text{G}}$ going active while a single $\overline{\text{En}}$ is asserted, $\overline{\text{W}}$ is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} (reference Figure 3b) have not been satisfied.

Write Cycle

A combination of \overline{W} and a single \overline{En} less than $V_{IL}(\max)$ defines a write cycle. The state of \overline{G} is a “don’t care” for a write cycle. The outputs are placed in the high-impedance state when either \overline{G} is greater than $V_{IH}(\min)$, or when \overline{W} is less than $V_{IL}(\max)$.

Write Cycle 1, the Write Enable-controlled Access in Figure 4a, is defined by a write terminated by \overline{W} going high, with a single \overline{En} still active. The write pulse width is defined by t_{WLWH} when the write is initiated by \overline{W} and by t_{ETWH} when the write is initiated by \overline{En} . To avoid bus contention t_{WLQZ} must be satisfied before data is applied to the 39 bidirectional pins DQ(38:0) unless the outputs have been previously placed in high impedance state by deasserting \overline{G} .

Write Cycle 2, the Chip Enable-controlled Access in Figure 4b, is defined by a write terminated by a single \overline{En} . The write pulse width is defined by t_{WLQF} when the write is initiated by \overline{W} , and by t_{ETEF} when the write is initiated by \overline{En} going active. For the \overline{W} initiated write, unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait t_{WLQZ} before applying data to the 39 bidirectional pins DQ(38:0) to avoid bus contention.

Table 4. Operational Environment¹

Total Dose	100k	radsSi)
Heavy Ion Error Rate ²	7.3x10 ⁻⁷	Errors/Bit-Day

Notes:

1. The SRAM is immune to latchup to particles $\leq 110\text{MeV}\cdot\text{cm}^2/\text{mg}$.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of Aluminum.

Supply Sequencing

No supply voltage sequencing is required between V_{DD1} and V_{DD2} .

Power-Up Requirements

During power-up of the SRAM devices, the power supply voltages will traverse through voltage ranges where the device is not guaranteed to operate before reaching final levels. Since some circuits on the device may operate at lower voltage levels than others, the device may power-up in an unknown state. To eliminate this with most powerup situations, the device employs an on-chip power-on-reset (POR) circuit. The POR, however, requires time to complete the operation. Therefore, it is recommended that all device activity be delayed by a minimum of 100ms, after both V_{DD1} and V_{DD2} supplies have reached their respective minimum operating voltages.

External Connection Requirements

Bidirectional data lines DQ38-DQ32 have both a TOP and BOT pinout. TOP and BOT for each data line must be externally connected together by user.

Absolute Maximum Ratings¹

(Referenced to V_{SS})

Symbol	Parameter	Limits
V _{DD1}	DC supply voltage (Core)	-0.3 to 2.4V
V _{DD2}	DC supply voltage (I/O)	-0.3 to 4.5V
V _{I/O}	Voltage on any pin	-0.3 to 4.5V
T _{STG}	Storage temperature	-65 to +150°C
P _D ² UT8R1M39 UT8R2M39 UT8R4M39	Maximum package power dissipation permitted @ T _C = +105°C	3.3W 2W 1.3W
T _J	Maximum junction temperature	+150°C
Θ _{JC} ³ UT8R1M39 UT8R2M39 UT8R4M39	Thermal resistance, junction-to-case ²	6°C/W 10°C/W 15°C/W
I _I	DC input current	±10 mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condition beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. Per MIL-STD-883, Method 1012, Section 3.4.1, $\frac{P_D = (125^\circ\text{C} - 105^\circ\text{C})}{\Theta_{JC}}$
3. Θ_{JC} varies with density due to stacked die configuration.

Recommended Operating Conditions

Symbol	Parameter	Limits
V_{DD1}	DC supply voltage (Core)	1.7 to 2.0V
V_{DD2}	DC supply voltage (I/O)	2.3 to 3.6V
T_C	Case temperature range	-55°C to +105°C
V_{IN}	DC input voltage	0V to V_{DD2}

DC Electrical Characteristics (Pre and Post-Radiation)*

(V_{DD1} = 1.7V to 2.0V, V_{DD2} = 2.3V to 3.6V; unless otherwise noted, T_C is per the temperature range ordered)

Symbol	Parameter	Condition	MIN	MAX	Unit
V_{IH1}	High-level input voltage	$V_{DD1} = 2.0V, V_{DD2} = 3.6V$ $V_{DD1} = 1.7V, V_{DD2} = 3.0V$	2.2		V
V_{IL1}	Low-level input voltage	$V_{DD1} = 2.0V, V_{DD2} = 3.6V$ $V_{DD1} = 1.7V, V_{DD2} = 3.0V$		0.8	V
V_{IH2}	High-level input voltage	$V_{DD1} = 2.0V, V_{DD2} = 2.7V$	1.6		V
V_{IL2}	Low-level input voltage	$V_{DD1} = 1.7V, V_{DD2} = 2.3V$		0.7	V
V_{OL1}	Low-level output voltage	$I_{OL} = 8mA, 3.0V \leq V_{DD2} \leq 3.6V$		0.4	V
V_{OL2}	Low-level output voltage	$I_{OL} = 6mA, 2.3V \leq V_{DD2} \leq 2.7V$		$0.2*V_{DD2}$	
V_{OH1}	High-level output voltage	$I_{OH} = -4mA, 3.0V \leq V_{DD2} \leq 3.6V$	$0.8*V_{DD2}$		V
V_{OH2}	High-level output voltage	$I_{OL} = -2mA, 2.3V \leq V_{DD2} \leq 2.7V$	$0.8*V_{DD2}$		
I_{IN}	Input leakage current	$V_{IN} = V_{DD2}$ and V_{SS}	-2	2	μA
I_{OZ}	Three-state output leakage current	$V_O = V_{DD2}$ and V_{SS} $V_{DD2} = V_{DD2}$ (max), $\bar{G} = V_{DD2}$ (max)	-2	2	μA
$I_{OS}^{2,3}$	Short-circuit output current	$V_{DD2} = V_{DD2}$ (max), $V_O = V_{DD2}$ $V_{DD2} = V_{DD2}$ (max), $V_O = V_{SS}$	-100	+100	mA
$I_{DD1(OP_1)}^5$	V_{DD1} Supply current read operation @ 1MHz	$I_{DD1} = 2.0V$		14	mA
		$V_{DD1} = 1.9V$		10	mA
$I_{DD1(OP_2)}^{5,6}$	V_{DD1} Supply current read operation @ fmax	$V_{DD1} = 2.0V$ $V_{DD1} = 1.9V$ UT8R4M39		230 215	mA mA
		$V_{DD1} = 2.0V$ $V_{DD1} = 1.9V$ UT8R1M39 UT8R2M39		225 210	mA mA
$I_{DD2(OP_1)}^5$	V_{DD2} Supply current read operation @ 1MHz	$I_{DD2} = 2.0V$ $I_{DD2} = 1.9V$ UT8R4M39		2	mA
$I_{DD2(OP_2)}^{5,6}$	V_{DD2} Supply current read operation @ fmax	$I_{DD2} = 2.0V$ $I_{DD2} = 1.9V$ UT8R1M39 UT8R2M39		5	mA

Symbol	Parameter	Condition	MIN	MAX	Unit
I _{DD1} (SB) ^{4,7}	Supply current standby @ 0Hz (per die)	CMOS inputs, I _{OUT} = 0 En = V _{DD2} - 0.2 V _{DD1} = V _{DD1} (max), V _{DD2} = V _{DD2} (max)	-55°C and 25°C		15 mA
			105°C		35 mA
I _{DD2} (SB) ⁷	Supply current standby @ 0Hz (per die)	CMOS inputs, I _{OUT} = 0 En = V _{DD2} - 0.2 V _{DD1} = V _{DD1} (max), V _{DD2} = V _{DD2} (max)			3 mA
I _{DD1} (SB) ^{4,6,7}	Supply current standby A (16:0) @ fmax (per die)	CMOS inputs, I _{OUT} = 0 En = V _{DD2} - 0.2 V _{DD1} = V _{DD1} (max), V _{DD2} = V _{DD2} (max)	-55°C and 25°C		15 mA
			105°C		35 mA
I _{DD2} (SB) ^{6,7}	Supply current standby A(16:0) @ fmax (per die)	CMOS inputs, I _{OUT} = 0 En = V _{DD2} - 0.2 V _{DD1} = V _{DD1} (max), V _{DD2} = V _{DD2} (max)			3 mA

Capacitance

Symbol	Parameter	Condition	UT8R1M39		UT8R2M39		UT8R4M39		Unit
			MIN	MAX	MIN	MAX	MIN	MAX	
C _{IN} ¹	Input capacitance	f = 1MHz @ 0V		18		29		50	pF
C _{En} ¹	Input capacitance Device Enables	f = 1MHz @ 0V		10		10		10	pF
C _{IO} ¹ DQ(31:0)	Bidirectional I/O capacitance	f = 1MHz @ 0V		15		27		50	pF
C _{IO} ¹ TOP and BOT DQ(38:32)	Bidirectional I/O capacitance	f = 1MHz @ 0V		10		20		32	pF

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL STD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Measured only for initial qualification and after process or design changes that could affect this parameter.
2. Supplied as a design limit but not guaranteed nor tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. Post radiation limits are the 105°C temperature limit when specified.
5. Operating current limit does not include standby current.
6. fmax =50MHz
7. V_{IH} = V_{DD2} (max), V_{IL} = 0V.

AC Characteristics Read Cycle (Pre and Post-Radiation) *

($V_{DD1} = 1.7V$ to $2.0V$, $V_{DD2} = 2.3V$ to $3.6V$; Unless otherwise noted, T_c is per the temperature range ordered.)

Symbol	Parameter	UT8R1M39		UT8R2M39		UT8R4M39		Unit	Figure
		MIN	MAX	MIN	MAX	MIN	MAX		
$t_{AVAV1}^{1,4}$	Read cycle time	20		22		25		ns	3a
t_{AVSK}^3	Address valid to address valid skew line		4		4		4	ns	3a
t_{AVQV}	Address to data valid from address change		20		22		25	ns	3c
t_{AXQX}^2	Output hold time	3		3		3		ns	3a
$t_{GLQX}^{1,2}$	\overline{G} -controlled output enable time	2		2		2		ns	3c
t_{GLQV}	\overline{G} -controlled output data valid		8		8		10	ns	3c
t_{GHQZ}^2	\overline{G} -controlled output three-state time	2	6	2	6	1	8	ns	3c
t_{AVET2}^3	Address setup time for read (E-controlled)	-4		-4		-4		ns	3b
t_{ETQX}^2	E-controlled output enable time	5		5		5		ns	3b
t_{ETQV}	E-controlled access time		20		22		25	ns	3b
t_{EFQZ}^2	E-controlled output three-state time ²	2	7	2	7	2	7	ns	3b

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured

1. Guaranteed by characterization, but not tested.
2. Three-state is defined as a change from steady-state output voltage.
3. Guaranteed by design.
4. Address changes prior to satisfying t_{AVAV} minimum is an invalid operation.




Figure 3a: SRAM Read Cycle 1: Address Access

Assumptions:

1. \bar{E} and $\bar{G} \leq V_{IL}$ (max) and $\bar{W} \geq V_{IH}$ (min)




Figure 3b: SRAM Read Cycle 2: Chip Enable-Controlled Access

Assumptions:

1. $\bar{G} \leq V_{IL}$ (max) and $\bar{W} \geq V_{IH}$ (min)




Figure 3c: SRAM Read Cycle 3: Output Enable Access

Assumptions:

1. $\bar{E} \leq V_{IL}$ (max) and $\bar{W} \geq V_{IH}$ (min)

AC Characteristics Write Cycle (Pre and Post-Radiation) *


($V_{DD1} = 1.7V$ to $2.0V$, $V_{DD2} = 2.3V$ to $3.6V$; Unless otherwise noted, T_c is per the temperature range ordered.)

Symbol	Parameter	UT8R1M39		UT8R2M39		UT8R4M39		Unit	Figure
		MIN	MAX	MIN	MAX	MIN	MAX		
t_{AVAV2}^1	Write cycle time	10		10		10		ns	4a/4b
t_{ETWH}	Device enable to end of write	10		10		10		ns	4a
t_{AVET}	Address setup time for write (\overline{En} - controlled)	0		0		0		ns	4b
t_{AVWL}	Address setup time for write (\overline{W} - controlled)	0		0		0		ns	4a
t_{WLWH}^1	Write pulse width	8		8		8		ns	4a
t_{WHAX}	Address hold time for write (\overline{W} - controlled)	0		0		0		ns	4a
t_{EFAX}	Address hold time for device enable (\overline{En} - controlled)	0		0		0		ns	4b
t_{WLQZ}^2	\overline{W} - controlled three-state time		7		7		9	ns	4a/4b
t_{WHQX}^2	\overline{W} - controlled output enable time	0		0		0		ns	4a
t_{ETEF}	Device enable pulse width (\overline{En} - controlled)	10		10		10		ns	4b
t_{DVWH}	Data setup time	5		5		6		ns	4a
t_{WHDX}	Data hold time	0		0		0		ns	4a
t_{WLEF}^1	Device enable controlled write pulse width	8		8		8		ns	4b
t_{DVEF}	Data setup time	5		5		6		ns	4a/4b
t_{EFDX}	Data hold time	0		0		0		ns	4b
t_{AVWH}	Address valid to end of write	10		10		10		ns	4a
t_{WHWL}^1	Write disable time	2		2		3		ns	4a

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Tested with \overline{G} high.
2. Three-state is defined as a change from steady-state output voltage.


 Figure 4a. SRAM Write Cycle 1: \bar{W} - Controlled Access

Assumptions:

1. $\bar{G} \leq V_{IL}$ (max). (If $\bar{G} \geq V_{IH}$ (min) then $Q(31:0)$ three-state for the entire cycle.)




Figure 4b. SRAM Write Cycle 2: Enable - Controlled Access

Assumptions & Notes:

1. $\bar{G} \leq V_{IL}$ (max). (If $\bar{G} \geq V_{IH}$ (min) then Q(31:0) three-state for the entire cycle.)

Data Retention Characteristics (Pre and Post-Radiation)*

($V_{DD2} = 2.3$ to $3.6V$, 1 second DR pulse)

Symbol	Parameter	TEMP	Minimum	Maximum	Unit
V_{DR}	V_{DD1} for data retention	--	1.0	--	V
I_{DDR}^1	Data retention current (per die)	-55°C	--	3	mA
		25°C	--	3	mA
		105°C	--	23.5	mA
$t_{EFR}^{1,2}$	Chip deselect to data retention time	--	0	--	ns
$t_R^{1,2}$	Operation recovery time	--	t_{AVAV}^1 t_{AVAV}^2	--	ns

Notes:

* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. \overline{En} as shown all other inputs = V_{DD2} or V_{ss} .
2. Guaranteed by design neither tested nor characterized.




Figure 5. Low VDD Data Retention Waveform





Figure 6. AC Test Loads and Input Waveforms

Notes:

1. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = $V_{DD2}/2$)

Packaging




Figure 7. 132-Lead Side-Brazed Dual Cavity Ceramic Quad Flatpack


Notes:

1. Package Material: Opaque 90% minimum alumina ceramic.
2. All exposed metal areas must be gold plated 2.5um to 5.7um thick over electroplated nickel Undercoating 2.5um to 8.9um thick Per MIL-PRF-38535.
3. The seal ring is electrically connected to V_{SS} .
4. Dogleg geometries optional within dimensions shown.
5. Tiebar may have excise slots of various configurations and are vendor option.
6. Circled letters are for Frontgrade use only.
7. ESD classification mark or dot is located in the pin 1 corner within area shown..

Ordering Information


40Mbit (1Mx39) SRAM MCM, 80Mbit (2Mx39) SRAM MCM, 160Mbit (4Mx39) SRAM MCM

Frontgrade Part Numbering Ordering Information

**Notes:**

1. Lead finish is "C" (Gold) only.
2. Prototype Flow per Frontgrade Manufacturing Flows Document. Devices are tested at 25°C only. Lead finish is GOLD "C" only. Radiation is neither tested nor guaranteed.
3. HiRel flow per Frontgrade Manufacturing Flows Document. Radiation is neither tested nor guaranteed.
4. Device option (21) is applicable to 40Mbit device type only. Option (22) is applicable to 80Mbit device type only. Option (25) applicable to 160Mbit device type only.

**40Mbit (1Mx39) SRAM MCM: SMD; 80Mbit (2Mx39) SRAM MCM: SMD;
160Mbit (4Mx39) SRAM MCM: SMD**



Notes:

1. Lead finish is "C" (Gold) only.
2. Frontgrade Q+ assembly flow, as defined in section 4.2.2.d of the SMD, provides QML-Q product through the SMD that is manufactured with Frontgrade standard QML-V flow and has completed QML-V qualification per MIL-PRF-38535.
3. TID tolerance guarantee of 1E5 is tested in accordance with MIL-STD-883 Test Method 1019 (condition A and section 3.11.2) resulting in an effective dose rate of 1 rad(Si)/sec.

Revision History

Date	Revision #	Author	Change Description	Page #
6/15		ML	Added new datasheet format	All
12/15		ML	Added new Table 1, edited notes on Figures 4a and 4b, updated export disclaimer	3, 17, 18, 23
5/18	1.0	PN	Edited Read Cycle text, Added parameters to DC and AC Characteristic tables, Edited Absolute Maximum Limits, Replaced package drawing to correct lid height	9, 12, 14, 15, 26
11/18/2025	1.0.1	MJL	Correct pin1 indicator on note 7 of package dwg. Pin1 indicator can be a dot or ESD classification mark.	20

Datasheet Definitions

Definition	
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.